TSM103W DUAL OPERATIONAL AMPLIFIER AND VOLTAGE REFERENCE OPERATIONAL AMPLIFIER ■ LOW INPUT OFFSET VOLTAGE : 0.5mV typ. ■ LOW SUPPLY CURRENT : 350µA/op. (@ V CC = 5V) ■ MEDIUM BANDWIDTH (unity gain) : 0.9MHz ■ LARGE OUTPUT VOLTAGE SWING : 0V to (VCC - 1.5V) ■ INPUT COMMON MODE VOLTAGE RANGE INCLUDES GROUND D SO8 (Plastic Micropackage) ■ WIDE POWER SUPPLY RANGE : 3 to 32V ±1.5 TO ±16V ■ 1.5kV ESD PROTECTION VOLTAGE REFERENCE ■ FIXED OUTPUT VOLTAGE REFERENCE 2.5V ■ ±0.4% OR ±0.7% VOLTAGE PRECISION ■ SINK CURRENT CAPABILITY : 1 to 100mA ■ TYPICAL OUTPUT IMPEDANCE : 0.2Ω PIN CONNECTIONS (top view) DESCRIPTION The TSM103W is a monolithic IC that includes one independent op-amp and another op-amp for which the non-inverting input is wired to a 2.5V fixed Voltage Reference. This device offers both space and cost savings in many applications such as power supply management or data acquisition systems. TSM103W TSM103AW 1 Temperature Range Package -40°C, +105°C -40°C, +105°C • • OP1 OP2 Inverting Input 1 2 Non-inverting Input 1 3 ORDER CODE Part Number Output 1 V - 4 CC - + VRef 8 VCC+ 7 Output 2 6 Inverting Input 2 + - 5 Non-inverting Input 2 D D = Small Outline Package (SO) - also available in Tape & Reel (DT) October 2002 1/6 TSM103W ABSOLUTE MAXIMUM RATINGS Symbol Parameter VCC Supply Voltage Vid Differential Input Voltage Vi Input Voltage Toper Tj Rthja Tl ESD Value Unit 36 V 36 V -0.3 to Vcc + 0.3V V -40 to +105 °C Operating Free-air Temperature Range Maximum Junction Temperature 150 °C Thermal Resistance Junction to Ambient (SO package) 175 °C/W Maximum Lead Temperature (10 seconds maximum) 260 °C Electrostatic Discharge Protection 1.5 kV ELECTRICAL CHARACTERISTICS Symbol ICC 2/6 Parameter Total Supply Current, excluding Current in the Voltage Reference Vcc+ = 5V, no load Tmin. < Tamb < Tmax. Vcc+ = 30V, no load Tmin. < Tamb < Tmax Min. Typ. Max. Unit 0.7 1.2 mA 2 TSM103W OPERATOR 2 (independent op-amp) VCC+ = +5V, VCC = Ground, V o = 1.4V,T amb = 25°C (unless otherwise specified) Symbol Vio DVio Iio Iib Avd SVR Vicm CMR Isource Io Isink VOH VOL SR GBP THD en 1. Parameter Min. Input Offset Voltage Vicm = 0V TSM103AW, Tamb = 25° Tmin. ≤ Tamb ≤ Tmax. TSM103W, Tamb = 25° Tmin. ≤ Tamb ≤ Tmax. Input Offset Voltage Drift Input Offset Current Tmin. ≤ Tamb ≤ Tmax. Input Bias Current Tmin. ≤ Tamb ≤ Tmax Large Signal Voltage Gain VCC = 15V, RL = 2k, Vo = 1.4V to 11.4V Tmin. ≤ Tamb ≤ Tmax. Supply Voltage Rejection Ratio VCC = 5V to 30V Input Common Mode Voltage Range VCC = +30V - see note 1) Tmin. ≤ Tamb ≤ Tmax. Common Mode Rejection Ratio Tmin. ≤ Tamb ≤ Tmax. Output Current Source VCC = +15V, Vo = 2V, Vid = +1V Short Circuit to Ground VCC = +15V Output Current Sink Vid = -1V, VCC = +15V, Vo = 2V VCC = +15V, Vo = 0.2V High Level Output Voltage VCC+ = 30V Tamb = 25°C, RL = 2k Tmin. ≤ Tamb ≤ Tmax Tamb = 25°C, RL = 10k Tmin. ≤ Tamb ≤ Tmax. Low Level Output Voltage RL = 10k Tmin. ≤ Tamb ≤ Tmax. Slew Rate at Unity Gain Vi = 0.5 to 3V, VCC = 15V RL = 2k, CL = 100pF, unity gain Gain Bandwidth Product VCC = 30V,RL = 2k, CL = 100pF f = 100kHz, Vin = 10mV Total Harmonic Distortion f = 1kHz AV = 20dB,RL = 2k, VCC = 30V CL = 100pF, Vo = 2Vpp Equivalent Input Noise Voltage f = 1kHz, Rs = 100Ω Vcc = 30V Typ. Max. Unit 2 3 mV 0.5 1 7 2 20 4 5 75 150 150 200 µV/°C nA nA V/mV 50 25 100 65 100 dB (VCC+) -1.5 0 0 V (VCC+) -2 70 60 85 20 40 dB mA mA 40 10 12 60 20 50 mA µA V 26 26 27 27 27 28 mV 5 20 20 V/µs 0.2 0.4 0.5 0.9 MHz % 0.02 nV/√Hz 50 The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is VCC+ - 1.5V. Both inputs can go to Vcc+ 0.3V without damage. 3/6 TSM103W OPERATOR 1 (op-amp with non-inverting input connected to the internal Vref) VCC+ = +5V, VCC- = Ground, Tamb = 25°C (unless otherwise specified) Symbol Vio DVio Iib Avd SVR Isource Io Isink VOH VOL SR GBP THD 4/6 Parameter Min. Input Offset Voltage Vicm = 0V TSM103AW, Tamb = 25° Tmin. ≤ Tamb ≤ Tmax. TSM103W, Tamb = 25° Tmin. ≤ Tamb ≤ Tmax. High Level Output Voltage VCC+ = 30V Tamb = 25°C, RL = 2k Tmin. ≤ Tamb ≤ Tmax. Tamb = 25°C, RL = 10k Tmin. ≤ Tamb ≤ Tmax. 0.5 2 3 4 5 mV nA V/mV 100 dB 65 100 mA 20 40 mA 40 10 12 60 20 50 mA µA V 26 26 27 27 27 28 mV Low Level Output Voltage RL = 10k Tmin. ≤ Tamb ≤ Tmax. 5 20 20 V/µs Slew Rate at Unity Gain Vi = 0.5 to 2V, VCC = 15V RL = 2k, CL = 100pF, unity gain 0.2 0.4 Gain Bandwidth Product VCC = 30V,RL = 2k, CL = 100pF f = 100kHz, Vin = 10mV 0.5 0.9 Total Harmonic Distortion f = 1kHz AV = 20dB,RL = 2k, VCC = 30V CL = 100pF, Vo = 2Vpp µV/°C 20 Short Circuit to Ground VCC = +15V Output Current Sink Vid = -1V, VCC = +15V, Vo = 2 V VCC = +15V, Vo = 0.2V Unit 7 Input Bias Current negative input Large Signal Voltage Gain Vicm = 0V VCC = 15V, RL = 2k Output Current Source Vo = 2V VCC = +15V, Vid = +1V Max. 1 Input Offset Voltage Drift Supply Voltage Rejection Ratio Vicm = 0V VCC+ = 5V to 30V Typ. MHz % 0.02 TSM103W VOLTAGE REFERENCE Symbol Ik Symbol Vref ∆Vref Imin |ZKA| Parameter Cathode Current Parameter Reference Input Voltage, Ik=10mA TSM103AW ±0.4% Tamb = 25°C Tmin. ≤ Tamb ≤ Tmax. TSM103W ±0.7% Tamb = 25°C Tmin. ≤ Tamb ≤ Tmax. Reference Input Voltage Deviation Over Temperature Range VKA = Vref; Ik = 10mA Tmin. ≤ Tamb ≤ Tmax. Minimum Cathode Current for Regulation VKA = Vref 1) Dynamic Impedance - note VKA = Vref, ∆IK = 1 to 100mA, f < 1kHz Value Unit 1 to 100 mA Min. Typ. Max. Unit 2.49 2.48 2.482 2.465 2.5 2.51 2.52 2.518 2.535 V 30 mV 0.5 1 mA 0.2 0.5 Ω 2.500 7 1. The dynamic impedance is defined as [Z KA| = ∆VKA/∆IK 5/6 TSM103W PACKAGE MECHANICAL DATA 8 PINS - PLASTIC MICROPACKAGE (SO) s b1 b a1 A a2 C c1 a3 L E e3 D M 5 1 4 F 8 Millimeters Inches Dimensions Min. A a1 a2 a3 b b1 C c1 D E e e3 F L M S Typ. Max. 0.65 0.35 0.19 0.25 1.75 0.25 1.65 0.85 0.48 0.25 0.5 4.8 5.8 5.0 6.2 0.1 Min. Typ. Max. 0.026 0.014 0.007 0.010 0.069 0.010 0.065 0.033 0.019 0.010 0.020 0.189 0.228 0.197 0.244 0.004 45° (typ.) 1.27 3.81 3.8 0.4 0.050 0.150 4.0 1.27 0.6 0.150 0.016 0.157 0.050 0.024 8° (max.) Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics © 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom http://www.st.com 6/6