PDU13F
data 3
delay
devices, inc.
3-BIT PROGRAMMABLE
DELAY LINE
(SERIES PDU13F)
FEATURES
•
•
•
•
•
•
•
•
PACKAGES
Digitally programmable in 8 delay steps
Monotonic delay-versus-address variation
Two separate outputs: inverting & non-inverting
Precise and stable delays
Input & outputs fully TTL interfaced & buffered
10 T2L fan-out capability
Fits standard 14-pin DIP socket
Auto-insertable
IN
N/C
14
VCC
IN
1
16
VCC
2
13
N/C
N/C
2
15
N/C
1
N/C
3
12
N/C
N/C
3
14
N/C
OUT
4
11
N/C
N/C
4
13
N/C
OUT/
5
10
A0
OUT
5
12
N/C
EN/
6
9
A1
OUT/
6
11
A0
GND
7
8
A2
EN/
7
10
A1
GND
8
9
A2
PDU13F-xx
PDU13F-xxA2
PDU13F-xxB2
PDU13F-xxM
DIP
Gull-Wing
J-Lead
Military DIP
PDU13F-xxMC3
Military Gull-Wing
FUNCTIONAL DESCRIPTION
PIN DESCRIPTIONS
The PDU13F-series device is a 3-bit digitally programmable delay line.
The delay, TDA, from the input pin (IN) to the output pins (OUT, OUT/)
depends on the address code (A2-A0) according to the following formula:
IN
OUT
OUT/
A2
A1
A0
EN/
VCC
GND
TDA = TD0 + TINC * A
Delay Line Input
Non-inverted Output
Inverted Output
Address Bit 2
Address Bit 1
Address Bit 0
Output Enable
+5 Volts
Ground
where A is the address code, TINC is the incremental delay of the device,
and TD0 is the inherent delay of the device. The incremental delay is
specified by the dash number of the device and can range from 0.5ns
through 50ns, inclusively. The enable pin (EN/) is held LOW during
normal operation. When this signal is brought HIGH, OUT and OUT/ are forced into LOW and HIGH
states, respectively. The address is not latched and must remain asserted during normal operation.
SERIES SPECIFICATIONS
DASH NUMBER SPECIFICATIONS
•
Part
Number
PDU13F-.5
PDU13F-1
PDU13F-2
PDU13F-3
PDU13F-5
PDU13F-10
PDU13F-15
PDU13F-20
PDU13F-40
PDU13F-50
•
•
•
•
•
•
•
Total programmed delay tolerance: 5% or 1ns,
whichever is greater
Inherent delay (TD0): 6ns typical (OUT)
5.5ns typical (OUT/)
Setup time and propagation delay:
Address to input setup (TAIS): 6ns
Disable to output delay (TDISO): 6ns typ. (OUT)
Operating temperature: 0° to 70° C
Temperature coefficient: 100PPM/°C (excludes TD0)
Supply voltage VCC: 5VDC ± 5%
Supply current: ICCH = 45ma
ICCL = 20ma
Minimum pulse width: 20% of total delay
Incremental Delay
Per Step (ns)
.5 ± .3
1 ± .4
2 ± .4
3 ± .5
5 ± .6
10 ± 1.0
15 ± 1.3
20 ± 1.5
40 ± 2.0
50 ± 2.5
Total Delay
Change (ns)
3.5 ± 1.0
7 ± 1.0
14 ± 1.0
21 ± 1.1
35 ± 1.8
70 ± 3.5
105 ± 5.3
140 ± 7.0
280 ± 14.0
350 ± 17.5
NOTE: Any dash number between .5 and 50 not
shown is also available.
1997 Data Delay Devices
Doc #97001
1/10/97
Powered by ICminer.com Electronic-Library Service CopyRight 2003
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
PDU13F
APPLICATION NOTES
possibility of spurious signals persists until the
required TDISH has elapsed.
ADDRESS UPDATE
The PDU13F is a memory device. As such,
special precautions must be taken when
changing the delay address in order to prevent
spurious output signals. The timing restrictions
are shown in Figure 1.
INPUT RESTRICTIONS
There are three types of restrictions on input
pulse width and period listed in the AC
Characteristics table. The recommended
conditions are those for which the delay
tolerance specifications and monotonicity are
guaranteed. The suggested conditions are
those for which signals will propagate through the
unit without significant distortion. The absolute
conditions are those for which the unit will
produce some type of output for a given input.
After the last signal edge to be delayed has
appeared on the OUT pin, a minimum time,
TOAX, is required before the address lines can
change. This time is given by the following
relation:
TOAX = max { (Ai - A i-1) * TINC , 0 }
where A i-1 and Ai are the old and new address
codes, respectively. Violation of this constraint
may, depending on the history of the input signal,
cause spurious signals to appear on the OUT
pin. The possibility of spurious signals persists
until the required TOAX has elapsed.
When operating the unit between the
recommended and absolute conditions, the
delays may deviate from their values at low
frequency. However, these deviations will
remain constant from pulse to pulse if the input
pulse width and period remain fixed. In other
words, the delay of the unit exhibits frequency
and pulse width dependence when operated
beyond the recommended conditions. Please
consult the technical staff at Data Delay Devices
if your application has specific high-frequency
requirements.
A similar situation occurs when using the EN/
signal to disable the output while IN is active. In
this case, the unit must be held in the disabled
state until the device is able to “clear” itself. This
is achieved by holding the EN/ signal high and
the IN signal low for a time given by:
Please note that the increment tolerances listed
represent a design goal. Although most delay
increments will fall within tolerance, they are not
guaranteed throughout the address range of the
unit. Monotonicity is, however, guaranteed over
all addresses.
TDISH = Ai * TINC
Violation of this constraint may, depending on
the history of the input signal, cause spurious
signals to appear on the OUT pin. The
A2-A0
A i-1
Ai
TOAX
TAENS
TAIS
EN/
TENIS
PWIN
TDISH
IN
TDA
PWOUT
TDISO
OUT
TSKEW
OUT/
Figure 1: Timing Diagram
Doc #97001
Powered
1/10/97
by ICminer.com
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672
Electronic-Library Service CopyRight 2003
http://www.datadelay.com
2
PDU13F
DEVICE SPECIFICATIONS
TABLE 1: AC CHARACTERISTICS
PARAMETER
Total Programmable Delay
Inherent Delay
Output Skew
Disable to Output Low Delay
Address to Enable Setup Time
Address to Input Setup Time
Enable to Input Setup Time
Output to Address Change
Disable Hold Time
Absolute
Input Period
Suggested
Recommended
Absolute
Input Pulse Width
Suggested
Recommended
SYMBOL
TDT
TD0
TSKEW
TDISO
TAENS
TAIS
TENIS
TOAX
TDISH
PERIN
PERIN
PERIN
PWIN
PWIN
PWIN
MIN
TYP
7
6.0
1.5
6.0
UNITS
TINC
ns
ns
ns
ns
ns
ns
2.0
6.0
6.0
See Text
See Text
20
50
200
10
25
100
% of TDT
% of TDT
% of TDT
% of TDT
% of TDT
% of TDT
TABLE 2: ABSOLUTE MAXIMUM RATINGS
PARAMETER
DC Supply Voltage
Input Pin Voltage
Storage Temperature
Lead Temperature
SYMBOL
VCC
VIN
TSTRG
TLEAD
MIN
-0.3
-0.3
-55
MAX
7.0
VDD+0.3
150
300
UNITS
V
V
C
C
NOTES
10 sec
TABLE 3: DC ELECTRICAL CHARACTERISTICS
(0C to 70C, 4.75V to 5.25V)
PARAMETER
High Level Output Voltage
SYMBOL
VOH
Low Level Output Voltage
VOL
High Level Output Current
Low Level Output Current
High Level Input Voltage
Low Level Input Voltage
Input Clamp Voltage
Input Current at Maximum
Input Voltage
High Level Input Current
Low Level Input Current
Short-circuit Output Current
Output High Fan-out
Output Low Fan-out
IOH
IOL
VIH
VIL
VIK
IIHH
Doc #97001
1/10/97
Powered by ICminer.com Electronic-Library Service CopyRight 2003
IIH
IIL
IOS
MIN
2.5
TYP
3.4
MAX
UNITS
V
0.35
0.5
V
-1.0
20.0
0.8
-1.2
0.1
mA
mA
V
V
V
mA
20
-0.6
-150
25
12.5
µA
mA
mA
Unit
Load
2.0
-60
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
NOTES
VCC = MIN, IOH = MAX
VIH = MIN, VIL = MAX
VCC = MIN, IOL = MAX
VIH = MIN, VIL = MAX
VCC = MIN, II = IIK
VCC = MAX, VI = 7.0V
VCC = MAX, VI = 2.7V
VCC = MAX, VI = 0.5V
VCC = MAX
3
PDU13F
PACKAGE DIMENSIONS
.020 TYP.
.040
TYP.
14 13 12 11 10
14 13 12 11 10
9
1
2
3
.090
2
3
4
5
8
6
7
.270
TYP.
Lead Material:
Nickel-Iron alloy 42
TIN PLATE
1
9
8
6
.280
MAX.
4
5
.300
MAX.
.040
TYP.
.020 TYP.
14 13 12 11 10 9
1
.350
MAX.
9
2
.110
Commercial DIP (PDU13F-xx)
14 13 12 11 10
.320
TYP.
.270
TYP.
.010±.002
.070 MAX.
.050 TYP.
8
.015 TYP.
.600±.010
6 Equal spaces
each .100±.010
Non-Accumulative
.050
TYP.
Commercial Gull-Wing (PDU13F-xxA2)
.290
MAX.
.018
TYP.
.430
TYP.
.100
.600
.790 MAX.
7
.820 MAX.
.010 TYP.
3
4
5
6
7
.100
.600
.790 MAX.
.350
MAX.
.110
TYP.
Commercial J-Lead (PDU13F-xxB2)
8
.410
TYP.
1
2
3
4
5
6
.020 TYP.
7
.040
TYP.
16 15 14 13 12 11 10
.010±.002
9
.820 MAX.
.020 .320
TYP. MAX.
1
.130
±.030
.018 TYP.
.600 TYP.
.100
TYP.
.020 TYP.
.300
TYP.
Military DIP (PDU13F-xxM)
Doc #97001
Powered
1/10/97
by ICminer.com
.882
±.005
.710 .590
±.005 MAX.
2
3
4
5
.090
6
7
8
.100
.700
.880±.020
.280
MAX.
.050
±.010
Military Gull-Wing (PDU13F-xxMC3)
DATA DELAY DEVICES, INC.
Tel: 973-773-2299 Fax: 973-773-9672
Electronic-Library Service CopyRight 2003
.007
±.005
http://www.datadelay.com
4
PDU13F
DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT:
Ambient Temperature: 25oC ± 3oC
Supply Voltage (Vcc): 5.0V ± 0.1V
Input Pulse:
High = 3.0V ± 0.1V
Low = 0.0V ± 0.1V
Source Impedance:
50Ω Max.
Rise/Fall Time:
3.0 ns Max. (measured
between 0.6V and 2.4V )
Pulse Width:
PWIN = 1.5 x Total Delay
Period:
PERIN = 4.5 x Total Delay
OUTPUT:
Load:
Cload:
Threshold:
1 FAST-TTL Gate
5pf ± 10%
1.5V (Rising & Falling)
NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.
PRINTER
COMPUTER
SYSTEM
REF
PULSE
GENERATOR
OUT
IN
DEVICE UNDER
TEST (DUT)
TRIG
OUT
IN
TRIG
TIME INTERVAL
COUNTER
Test Setup
PERIN
PWIN
TRISE
INPUT
SIGNAL
TFALL
VIH
2.4V
1.5V
0.6V
2.4V
1.5V
0.6V
TDAR
OUTPUT
SIGNAL
VIL
TDAF
VOH
1.5V
1.5V
VOL
Timing Diagram For Testing
Doc #97001
1/10/97
Powered by ICminer.com Electronic-Library Service CopyRight 2003
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
5