ETC IRS2573

March 29, 2010
Datasheet No – PD97477
IRS2573D
HID BALLAST CONTROL IC
Datasehet
Features
Product Summary
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Buck, full-bridge and lamp control in one IC
Continuous/critical-conduction mode buck control
600V high and low-side full-bridge driver
600V high-side buck Driver
Low-side ignition FET gate driver
Integrated bootstrap FETs for full-bridge high-side drivers
Constant lamp power control
Programmable buck cycle-by-cycle over-current protection
Programmable buck output voltage limitation
Programmable lamp current limitation
Programmable full-bridge frequency
Fault latch reset input
Programmable ignition counter (21sec/64sec typical)
Programmable lamp under-voltage fault counter
•
Fast transient lamp under-voltage event counter
•
Programmable lamp over-voltage fault counter
•
•
•
•
•
Programmable good fault reset counter (2730sec typical)
Micro-controller compatible timing thresholds
Internal 15.6V zener clamp diode on VCC
Micropower startup (150µA)
Latch immunity and ESD protection on all pins
Topology
Full-Bridge & Buck
VOFFSET
600 V
VOUT
VCC
IO+, IO-, IO-Buck
(typical)
180mA, 260mA,
400mA
Deadtime (typical)
1.2 µs
Duty Cycle
50% ±1%
Package Options
(197sec typical) for short-circuit or lamp does not warm-up
(16384 typical) for arc instability or end-of-life
(787sec typical) for open-circuit or lamp extinguishes
SOIC28W
Typical Application Diagram
BUS (+)
400VDC
MBUCK
LBUCK
RCS
CBUCK
DBUCK
RB
RVSENSE1
RVSENSE2
RBB1
R1
1
RBB2
CBUS
CCS
RBB3
28
HO1
BUCK
2
27
3
26
RDB DBB
4
25
CBB
VBB
5
CVCC1
COM
CVCC2
6
(-)
RZX
ZX
7
CTOFF
TOFF
8
CICOMP
ICOMP
9
CPCOMP
PCOMP
10
RIREF
CT
IREF
11
CT
12
CTIGN
TIGN
CTCLK
TCLK
13
14
LO2
DHO2 RDHO2
RVSENSE3
MHS2
MHS1
RHO1
RHO2
TIGN
LAMP
LO1
IRS2573D
VCC
(+)
CBS1
RDHO1 DHO1
VS1
VSB
DBS
14VDC
VB1
CS
RLO2
RLO1
MLS2
MLS1
RDLO1
DLO1
24
DLO2
RDLO2
VB2
23
HO2
CBS2
22
VS2
21
IGN
20
OV
19
OC
18
ISENSE
17
VSENSE
DIGN
COV
ROV
COV
ROC
RIGN
RISENSE
CISENSE
16
CVSENSE
RST
15
MIGN
RVSENSE
RS
CIGN
BUS (-)
www.irf.com
© 2010 International Rectifier
IRS2573D
Table of Contents
Page
Typical Application Diagram
1
Qualification Information
4
Absolute Maximum Ratings
5
Recommended Operating Conditions
6
Electrical Characteristics
7
Functional Block Diagram
10
Input / output Pin Equivalent Circuit Diagram
11
Lead Definitions
12
Lead Assignments
13
State Diagram
14
Application Information and Additional Details
15
Parameter Temperature Trends
23
Package Details
25
Package Details, Tape and Reel
26
Part Marking Information
27
Ordering Information
28
www.irf.com
© 2009 International Rectifier
2
IRS2573D
Description
The IRS2573D is a fully-integrated, fully-protected 600V HID control IC designed to drive all types of HID lamps.
Internal circuitry provides control for ignition, warm-up, running and fault operating modes. The IRS2573D
features include ignition timing control, constant lamp power control, programmable full-bridge running frequency,
programmable over and under-voltage protection and programmable over-current protection.
Advanced
protection features such as failure of a lamp to ignite, open load, short-circuit and a programmable fault counter
have also been included in the design.
www.irf.com
© 2009 International Rectifier
3
IRS2573D
Qualification Information†
Qualification Level
Moisture Sensitivity Level
Machine Model
ESD
Human Body Model
IC Latch-Up Test
RoHS Compliant
Industrial††
Comments: This family of ICs has passed JEDEC’s Industrial
qualification. IR’s Consumer qualification level is granted by
extension of the higher Industrial level.
MSL3††† 260°C
SOIC28W
(per IPC/JEDEC J-STD-020)
Class B
(per JEDEC standard JESD22-A115)
Class 2
(per EIA/JEDEC standard EIA/JESD22-A114)
Class I, Level A
(per JESD78)
Yes
†
††
Qualification standards can be found at International Rectifier’s web site http://www.irf.com/
Higher qualification ratings may be available should the user have such requirements. Please contact
your International Rectifier sales representative for further information.
††† Higher MSL ratings may be available for the specific package types listed here. Please contact your
International Rectifier sales representative for further information.
www.irf.com
© 2009 International Rectifier
4
IRS2573D
Absolute Maximum Ratings
Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage
parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The
thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.
Symbol
VB1
VB2
VBB
VS1
VS2
VSB
VHO1
VHO2
VBUCK
VLO1
VLO2
VIGN
VCS
VCT
VTIGN
VTCLK
VRST
VVSENSE
VISENSE
VOC
VOV
IOMAX
IBB
ICS
IICOMP
IPCOMP
IZX
ITOFF
ICC
IIREF
dVS/dt
PD
RΘJA
TJ
TS
TL
†
Definition
High-Side Floating Supply Voltage
High-Side Floating Supply Voltage
High-Side Floating Supply Voltage
High-Side Floating Supply Offset Voltage
High-Side Floating Supply Offset Voltage
High-Side Floating Supply Offset Voltage
High-Side Floating Output Voltage
High-Side Floating Output Voltage
High-Side Floating Output Voltage
Low-Side Output Voltage
Low-Side Output Voltage
Low-Side Output Voltage
Buck Current Sense Pin Voltage
Full-Bridge Oscillator Timing Pin Voltage
Ignition Timer Pin Voltage
Fault Timer Pin Voltage
Reset Pin Voltage
Lamp Voltage Sense Pin Voltage
Lamp Current Sense Pin Voltage
Current Limitation Pin Voltage
Voltage Limitation Pin Voltage
Maximum allowable output current (HO1, HO2, BUCK,
LO1, LO2, IGN) due to external power transistor miller
effect
Buck High-side Supply Current
Buck Current Sense Pin Current
Buck Compensation Pin Current
Buck Compensation Pin Current
Buck Zero-crossing Detection Pin Current
Buck Off-time Pin Current
†
Supply current
Current Reference Pin Current
Allowable offset voltage slew rate
Package power dissipation @ TA ≤ +25
SOIC28W
ºC
Thermal resistance, junction to ambient SOIC28W
Junction temperature
Storage temperature
Lead temperature (soldering, 10 seconds)
Min.
-0.3
-0.3
-0.3
VB1 – 25
VB2 – 25
VBB – 20
VS1 - 0.3
VS2 - 0.3
VSB - 0.3
-0.3
-0.3
-0.3
VSB - 0.3
-0.3
-0.3
-0.3
-0.3
-0.3
-0.3
-0.3
-0.3
Max.
625
625
625
VB1 + 0.3
VB2 + 0.3
VBB + 0.3
VB1 + 0.3
VB2 + 0.3
VBB + 0.3
VCC + 0.3
VCC + 0.3
VCC + 0.3
VBB + 0.3
VCC + 0.3
VCC + 0.3
VCC + 0.3
VCC + 0.3
VCC + 0.3
VCC + 0.3
VCC + 0.3
VCC + 0.3
Units
-500
500
-20
-5
-5
-5
-5
-5
-20
-5
-50
20
5
5
5
5
5
20
5
50
V/ns
---
1.6
W
---55
-55
---
78
150
150
300
ºC/W
V
mA
ºC
This IC contains a voltage clamp structure between the chip VCC and COM which has a nominal breakdown
voltage of 15.6 V. Please note that this supply pin should not be driven by a DC, low impedance power
source greater than the VCLAMP specified in the Electrical Characteristics section.
www.irf.com
© 2009 International Rectifier
5
IRS2573D
Recommended Operating Conditions
For proper operation the device should be used within the recommended conditions.
Symbol
VB1-VS1
VB2-VS2
VBB-VSB
VS1,VS2,VS
B
VCC
ICC
IBB
ICS
IZX
CTOFF
CT
CTIGN
CTCLK
RIREF
VRST
VVSENSE
VISENSE
VOC
VOV
TJ
Definition
High Side Floating Supply Voltage
High Side Floating Supply Voltage
High Side Floating Supply Voltage
Min.
VB1UV+
VB2UV+
VBBUV+
Steady State High-side Floating Supply Offset Voltage
Supply Voltage
VCC Supply Current
VBB Supply Current
Buck Current Sensing Pin Current
Buck Zero-crossing Sensing Pin Current
Buck Off-time Pin Capacitor
Full-bridge Oscillator Timing Pin Capacitor
Ignition Timer Pin Capacitor
Fault Counter Pin Capacitor
Current Reference Pin Resistor
Reset Pin Voltage
Voltage Sense Pin Voltage
Current Sense Pin Voltage
Current Limitation Pin Voltage
Voltage Limitation Pin Voltage
Junction Temperature
-1
†
VCCUV+
††
†††
-1
-1
470
10
10
10
10
0
0
0
0
0
-40
Max.
VCLAMP1
VCLAMP1
VCLAMP1
Units
V
600
VCLAMP1
10
10
1
1
----------VCC
VCC
VCC
VCC
VCC
125
mA
pF
nF
kOhm
V
ºC
†
Care should be taken to avoid output switching conditions where the VS node flies inductively below
ground by more than 5 V.
†† Enough current should be supplied to the VCC pin to keep the internal 15.6 V zener diode clamping the
voltage at this pin.
††† Enough current should be supplied to the VBB pin to maintain a VBBSB voltage magnitude of VCLAMP1.
www.irf.com
© 2009 International Rectifier
6
IRS2573D
Electrical Characteristics
VCC = VB1S1 = VB2S2 = VBBSB = VBIAS = 14V +/- 0.25V, CLO1 = CLO2 = CIGN = CHO1 = CHO2 = BUCK =
1000pF, RIREF = 20kOhm, ROC = 10kOhm, ROV = 50kOhm, VRST = COM, CS = VSB, CT = TIGN = TCLK =
VSENSE = ISENSE = PCOMP = ICOMP = ZX = TOFF = COM, TA = 25C unless otherwise specified.
Symbol
Definition
Min
Typ
Max Units Test Conditions
Supply Characteristics
VCC Supply Undervoltage Positive Going
VCC rising from 0V
VCCUV+
9.5
10.5
11.5
Threshold
VCC Supply Undervoltage Negative
V
VCC falling from 14V
VCCUV8.5
9.5
10.5
Going Threshold
VUVHYS
IQCCUV
IQCCFLT
IQCC
ICCGM
VCC Supply Undervoltage Lockout Hysteresis
0.5
1.0
UVLO Mode VCC Quiescent Current
Fault Mode VCC Quiescent Current
-----
150
420
Quiescent VCC Supply Current
---
3.5
General Mode VCC Supply Current
VCC Zener Clamp Voltage
Full-Bridge Floating Supply Characteristics
IQB1S1_0 Quiescent VBS Supply Current
VCLAMP1
IQB1S1_1
Quiescent VBS Supply Current
VB1S1 Supply Undervoltage Positive
Going Threshold
VB1S1 Supply Undervoltage Negative
VB1S1UVGoing Threshold
ILKVS1
VS1 Offset Supply Leakage Current
IQB2S2_0 Quiescent VBS Supply Current
IQB2S2_1 Quiescent VBS Supply Current
V
Supply Undervoltage Positive
VB2S2UV+ B2S2
Going Threshold
VB2S2 Supply Undervoltage Negative
VB2S2UVGoing Threshold
ILKVS2
VS2 Offset Supply Leakage Current
Buck Floating Supply Characteristics
VCLAMP2 VBB Zener Clamp Voltage
IQBBSB_0 Quiescent VBBSB Supply Current
VB1S1UV+
1.5
µA
VCC = 9V
---
---
5.0
---
14.6
15.6
16.6
---
50
---
---
80
---
8.0
9.0
10.0
7.0
8.0
9.0
-------
--50
80
50
-----
8.0
9.0
10.0
mA
VICOMP = VPCOMP = 4V,
CTOFF=1nF, CT=47nF,
CTIGN=1uF, CTCLK=0.12uF,
VSENSE=0.8V
V
ICC = 10mA
µA
VHO1 = VS1
VHO1 = VB1
VB1S1 rising from 0V
V
VB1S1 falling from 14V
µA
VB1 = VS1 = 600V
VHO2 = VS2
VHO2 = VB2
VB2S2 rising from 0V
V
IBBSB
VBBSB Supply Current
VBBSB Supply Undervoltage Positive
VBBSBUV+
Going Threshold
VBBSB Supply Undervoltage Negative
VBBSBUVGoing Threshold
ILKVSB
VSB Offset Supply Leakage Current
VCS
CS pin over-current threshold
tBLANK
CS pin current-sensing blank time
7.0
8.0
9.0
---
---
50
µA
VB2 = VS2 = 600V
19.8
---
20.8
360
21.8
V
µA
IBB = 10mA
VBUCK = VSB
---
1
---
mA
VICOMP = VPCOMP = 4V,
CTOFF = 1nF
8.0
9.0
10.0
7.0
8.0
9.0
--1.03
50
--1.18
120
50
1.33
190
VB2S2 falling from 14V
V
www.irf.com
µA
V
ns
VBBSB rising from 0V
VICOMP = VPCOMP = 0.5V
VBBSB falling from 14V
VICOMP = VPCOMP = 0.5V
VBB = VSB = 600V
VICOMP = VPCOMP = 4V
© 2009 International Rectifier
7
IRS2573D
Electrical Characteristics
VCC = VB1S1 = VB2S2 = VBBSB = VBIAS = 14V +/- 0.25V, CLO1 = CLO2 = CIGN = CHO1 = CHO2 = BUCK =
1000pF, RIREF = 20kOhm, ROC = 10kOhm, ROV = 50kOhm, VRST = COM, CS = VSB, CT = TIGN = TCLK =
VSENSE = ISENSE = PCOMP = ICOMP = ZX = TOFF = COM, TA = 25C unless otherwise specified.
Symbol
Definition
Min
Typ Max
Units Test Conditions
Buck Control Characteristics
VPCOMP=7V
IPCOMP OTA1 Error Amplifier Output Current
VVSENSE = VISENSE =
28
40
52
SOURCE Sourcing
VVSENSE PCOMP=0uA – 0.3V
IPCOMP
OTA1 Error Amplifier Output Current Sinking
SINK
28
IICOMP
OTA2 Error Amplifier Output Current
SOURCE Sourcing
28
40
52
IICOMP
OTA2 Error Amplifier Output Current Sinking
SINK
28
40
52
OTA1,2 Error Amplifier Output Voltage
VCOMPOH
Swing (high state)
KMULT
Internal Multiplier Gain
KMULT = VIREF/ ( 2x VVSENSE x VISENSE )
PSENSE
VVSENSE x VISENSE
VPCOMPTH PCOMP pin buck on/off threshold voltage
VICOMPTH- ICOMP pin buck off threshold voltage
VICOMPTH+ ICOMP pin buck on threshold voltage
VZX
ZX pin Comparator Threshold Voltage
VZXhys
ZX pin Comparator Hysteresis
VZXclamp ZX pin Clamp Voltage (high state)
ITOFF
TOFF pin Output Current
VTOFF
TOFF pin Comparator Threshold Voltage
Full-Bridge Oscillator Characteristics
fOSC
Full-Bridge oscillator frequency
d
Oscillator duty cycle
tdLO1,2
LO1, LO2 output deadtime
tdHO1,2
HO1, HO2 output deadtime
VCT+
CT pin upper threshold voltage
VCTCT pin lower threshold voltage
ICT
CT pin sourcing current
SOURCE
ICT
CT pin sinking current
SINK
Ignition Timer Characteristics
TIGNON
IGN pin on-time
TIGNOFF IGN pin off-time
VTIGN+
TIGN pin upper threshold voltage
VTIGNTIGN pin lower threshold voltage
ITIGN
TIGN pin sourcing current
SOURCE
ITIGN
TIGN pin sinking current
SINK
40
52
uA
---
12.5
---
V
---
2.0
---
0.465
0.50
0.535
------------91
0.2
0.2
0.5
2.0
400
6.5
110
------------129
mV
V
uA
1.93
2.05
2.17
V
160
49
0.8
0.8
-----
200
50
1.2
1.2
4.0
2.0
240
51
1.5
1.5
-----
Hz
%
---
80
---
VPCOMP=7V
VVSENSE = VISENSE =
VVSENSEPCOMP=0uA + 0.3V
VICOMP=7V
VISENSE =
VISENSEICOMP=0uA – 0.5V
VICOMP=7V
VISENSE =
VISENSEICOMP=0uA + 0.5V
IPCOMP =
IPCOMP_SOURCE – 10uA,
or IICOMP =
IICOMP_SOURCE – 10uA
VVSENSE =
VVSENSE(PCOMP = 0uA),
VISENSE = 500mV
VVSENSE = 1V
VISENSE = 500mV
V
VICOMP = 2V
VPCOMP = 2V
VPCOMP = 2V
VPCOMP = VICOMP = 7V
VPCOMP = VICOMP = 7V
IZX = 5mA
VBUCK = VSB
VPCOMP = VICOMP = 7V
CTOFF = 1nF
CCT = 47nF
us
V
VCT = 1.5V
uA
---
80
---
18
57
-----
21
64
4.0
2.0
24
71
-----
---
6
---
VCT = 4.5V
sec
CTIGN = 1uF
MODE = IGN
V
VTIGN = 1.5V
uA
---
www.irf.com
6
---
VTIGN = 4.5V
© 2009 International Rectifier
8
IRS2573D
Electrical Characteristics
VCC = VB1S1 = VB2S2 = VBBSB = VBIAS = 14V +/- 0.25V, CLO1 = CLO2 = CIGN = CHO1 = CHO2 = BUCK =
1000pF, RIREF = 20kOhm, ROC = 10kOhm, ROV = 50kOhm, VRST = COM, CS = VSB, CT = TIGN = TCLK =
VSENSE = ISENSE = PCOMP = ICOMP = ZX = TOFF = COM, TA = 25C unless otherwise specified.
Symbol
Definition
Min
Typ Max
Units Test Conditions
Fault Counter Characteristics
TCLK
CTCLK = 0.12uF
CLK pin oscillation period
--12.0
--ms
VTCLK+
TCLK pin upper threshold voltage
--4.0
--V
VTCLKTCLK pin lower threshold voltage
--2.0
--ITCLK
VTCLK = 1.5V
TCLK pin sourcing current
--40
--SOURCE
uA
ITCLK
VTCLK = 4.5V
TCLK pin sinking current
--40
--SINK
CTIGN = 1uF,
tGOOD
GOOD COUNTER time
--2850
--VVSENSE = 0.8V
CTCLK = 0.12uF,
VSENSE pin under-voltage fault counter
sec
tUVFAULT
187
197
207
VVSENSE < VOV(1/7.5)
time
CTCLK = 0.12uF,
VSENSE pin over-voltage fault counter
tOVFAULT
737
787
837
VVSENSE > VOV(2/5)
time
nEVENTS
VSENSE pin fast transient under-voltage
fault events
---
16384
VRST+
RST pin rising threshold voltage
----2.5
VRSTRST pin falling threshold voltage
1.5
----Reference Current Characteristics
VIREF
IREF pin reference voltage
1.95
2.00
2.05
Voltage Sensing Characteristics
VSENSE pin buck voltage limitation
VOV
2.3
2.55
2.8
threshold
VOV(2/5)
VSENSE pin over-voltage threshold
0.92
1.05
1.18
VOV(1/7.5) VSENSE pin under-voltage threshold
0.298 0.35 0.403
Current Limitation Characteristics
VISENSE
ISENSE pin current limitation threshold
460
520
580
Gate Driver Output Characteristics (HO1, HO2, LO1, LO2, BUCK, IGN pins)
VOL
Low-Level output voltage
--COM
--VOH
High-Level output voltage
--VCC
--Tr
Turn-On rise time
--120
220
Tf
Turn-Off fall time
--50
100
HO1, HO2, LO1, LO2, IGN Source
--180
--IO+
Current
IOHO1, HO2, LO1, LO2, IGN Sink Current
--260
--IO+
BUCK Source Current
--180
--IOBUCK Sink Current
--400
--Bootstrap MOSFET Characteristics (VB1, VB2 pins)
VB_ON
VB voltage when BS FET is on
13.0
13.7
--IB_CAP
VB source current when BS FET is on
--55
--IB_10V
VB source current when BS FET is on
---
www.irf.com
12
VVSENSE = pulses
(ton=10us, toff=5us,
ampl.= 0.8V to COM)
---
---
V
V
MODE = FAULT
MODE = UVLO
RIREF = 20kOhm
V
ROV = 50kOhm
mV
ROC = 10kOhm
V
IO = 0
ns
mA
VICOMP = VPCOMP = 10V
V
mA
VBS=0V
VVB = 10V
CT = 0V, CT = 6V
© 2009 International Rectifier
9
IRS2573D
Functional Block Diagram
www.irf.com
© 2009 International Rectifier
10
IRS2573D
Input/Output Pin Equivalent Circuit Diagrams: IRS2573D
VB1,
VB2
ESD
Diode
HO1,
HO2
VBB
ESD
Diode
25V
ESD
Diode
25V
BUCK
ESD
Diode
VS1,
VS2
600V
VSB
VCC
600V
ESD
Diode
LO1,
LO2,
IGN
VCC
25V
25V
COM
ESD
Diode
COM
VCC
VCC
ESD
Diode
ESD
Diode
RESD
IREF
OC,
OV
RESD
ESD
Diode
RESD
ESD
Diode
COM
COM
VCC
ESD
Diode
TOFF
ESD
Diode
RESD
RESD
COM
www.irf.com
© 2009 International Rectifier
11
IRS2573D
Lead Definitions
Symbol
CS
BUCK
Description
Buck Current-sensing Input
Buck High-side Floating Gate Driver Output
VSB
Buck High-side Floating Return
VBB
Buck High-side Floating Gate Driver Supply Voltage
VCC
IC Supply Voltage
COM
IC Power and Signal Ground
ZX
Buck Zero-Crossing Detection Input
TOFF
Buck Off-time Programming Capacitor
ICOMP
Buck On-time Current Limit Compensation Capacitor
PCOMP
Buck On-time Constant Power Compensation Capacitor
IREF
Current Reference Programming Resistor
CT
Full-Bridge Oscillator Timing Capacitor
TIGN
Ignition Timer Programming Capacitor
TCLK
Fault Timer Programming Capacitor
RST
Fault Reset Input
VSENSE
Lamp Voltage Sensing Input
ISENSE
Lamp Current Sensing Input
OV
ISENSE Over-current Threshold Programming Resistor
OV
VSENSE Over-voltage Threshold Programming Resistor
IGN
Igniter Low-side Gate Driver Output
VS2
Full-Bridge High-side Floating Return
HO2
Full-Bridge High-side Floating Gate Driver Output
VB2
Full-Bridge High-side Floating Gate Driver Supply Voltage
LO2
Full-Bridge Low-side Gate Driver Output
LO1
Full-Bridge Low-side Gate Driver Output
VS1
Full-Bridge High-side Floating Return
HO1
Full-Bridge High-side Floating Gate Driver Output
VB1
Full-Bridge High-side Floating Gate Driver Supply Voltage
www.irf.com
© 2009 International Rectifier
12
IRS2573D
Lead Assignments
www.irf.com
© 2009 International Rectifier
13
IRS2573D
State Diagram†
Power Turned On
FAULT Mode
Fault Latch Set
Full-Bridge Off (CT=0V)
Buck Off
IGN Timer Off (TIGN=0V)
CLK Off (TCLK=0V)
IQCC 350 A
VCC = 15.6V
All Counters Reset
UVLO Mode
VCC < UVLO(Power Off)
or
RST > VRST+
(Fault Reset)
VCC > UVLO+
and
VSENSE > VOV
and
RST < VRST-
IGN Mode
VSENSE > VOV(2/5) for 787sec
(open circuit)
Good Counter = 2730sec
(No faults detected)
VOV(2/5) < VSENSE < VOV
and
PCOMP > 0.2V
and
ICOMP > 0.5V
IGN (21s 'HIGH'/64s 'LOW')
Ignition Counter Enabled
Buck and Full-Bridge Enabled
CLK and Fault Counters Enabled
Good Counter Reset
VSENSE OVP Enabled
VSENSE > VOV(2/5)
VSENSE < VOV(1/7.5) for 197sec
(short circuit or does not warm up)
or
VSENSE < VOV(1/7.5) for 16384 Events
VCC < UVLO(VCC Fault or Power Down)
Full-Bridge Off (CT=0V)
Buck Off (ICOMP, PCOMP,
TOFF=0V)
IGN Timer Off (TIGN=0V)
CLK Off (TCLK=0V)
IQCC 150 A
Fault and Good Counters Reset
Fault Latch Reset
VSENSE < VOV(2/5)
GENERAL Mode
Full-Bridge Oscillating @ fBRIDGE
Buck Enabled
IGN 'LOW'
CLK and Fault Counters Enabled
VSENSE OVP Enabled
ISENSE Over-current Limitation Enabled
Constant Power Control Enabled
VSENSE > VOV
or
PCOMP < 0.2V
or
ICOMP < 0.2V
VSENSE < VOV(1/7.5)
Reset
Fault and Good
Counters
†
Reset
Good
Counter
VSENSE < VOV(2/5)
and
PCOMP > 0.2V
and
ICOMP > 0.5V
BUCK OFF Mode
Buck Off
Full-Bridge Oscillating
Fault Counters Enabled
All values are typical. Applies to application circuit on page 1.
www.irf.com
© 2009 International Rectifier
14
IRS2573D
Application Information and Additional Details
Information regarding the following topics is included as subsections within this section of the datasheet.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
IGBT/MOSFET Gate Drive
Undervoltage Lockout Protection
General Mode
Ignition Timer
Full-Bridge Control
Buck Control
Constant Power Control
Current Limitation Control
Over Voltage Fault Counter
Under Voltage Fault Counter
Fast Transient Under-Voltage Fault Counter
Good Counter
Fault Reset
PCB Layout Tips
Additional Documentation
IGBT/MOSFET Gate Drive
The IRS2573D HVICs are designed to drive up to six MOSFET or IGBT power devices. Figures 1 and 2 illustrate
several parameters associated with the gate drive functionality of the HVIC. The output current of the HVIC, used
to drive the gate of the power switch, is defined as IO. The voltage that drives the gate of the external power
switch is defined as VHO for the high-side power switch and VLO for the low-side power switch; this parameter is
sometimes generically called VOUT and in this case does not differentiate between the high-side or low-side output
voltage.
VB
(or VCC)
VB
(or VCC)
IO+
HO
(or LO)
HO
(or LO)
+
VHO (or VLO)
VS
(or COM)
-
IO-
VS
(or COM)
Figure 1: HVIC sourcing current
Figure 2: HVIC sinking current
Undervoltage Lock-Out
The under-voltage lockout mode (UVLO) is defined as the state the IC is in when VCC is below the turn-on
threshold of the IC. The IC is designed to maintain an ultra-low supply current during UVLO mode of 150uA for
reducing power losses across the external start-up resistor, and, to guarantee the IC is fully functional before the
buck high-side and full-bridge high and low-side output drivers are activated. The external capacitor from VCC
to COM is charged by a current flowing from the rectified AC line or DC bus through an external supply resistor
minus the micro-power start-up current drawn by the IC. The external start-up resistor is chosen so that VCC
exceeds the IC turn-on threshold at the desired AC line turn-on voltage for the ballast. Once the capacitor voltage
www.irf.com
© 2009 International Rectifier
15
IRS2573D
on VCC reaches the start-up threshold (UVLO+), and, the voltage on RST pin is less than 1.5V, the IC turns on
and the full-bridge oscillator (CT) and gate driver outputs (HO1, LO1, HO2 and LO2) begin to oscillate. The
capacitor from VCC to COM begins to discharge due to the increase in IC operating current. An auxiliary supply
(secondary winding, charge pump, etc.) should then take over as the main supply voltage before VCC discharges
to the IC turn-off threshold (Figure 3) and charge VCC up to the internal zener clamp diode voltage (15.6V
typical). During UVLO mode, the full-bridge and buck are off, the ignition timer and clock are off, the fault and
good counters are reset, and the fault latch is reset.
VCC
IC 'OFF'
IC 'ON'
CVCC
DISCHARGE
INTERNAL VCC
ZENER CLAMP VOLTAGE
VUVLO+
VHYST
VUVLODISCHARGE
TIME
AUXILIARY SUPPLY
OUTPUT
RSUPPLY & CVCC
TIME CONSTANT
t
Figure 3, IC supply voltage during turn-on
General Mode
During General Mode, the IC reacts to the different load conditions (open-circuit, short-circuit, lamp warm-up,
constant power running, under-voltage lamp faults, transient under-voltage lamp faults, over-voltage lamp faults,
lamp non-strike, etc.) by turning the buck circuit on or off, adjusting the buck circuit on-time, or counting the
occurrence of the different fault conditions and turning the complete IC off. The IC senses the different load
conditions at the VSENSE and ISENSE pins, compares the voltages at these pins against the programmed
thresholds at the OV and OC pins, and determines the correct operating mode of the IC (see State Diagram).
Ignition Timer
The ignition timer is enabled when the IC first enters IGN Mode. The ignition timer frequency is programmed with
the external capacitor at the TIGN pin. CTIGN charges up and down linearly through internal sink and source
currents between a fixed voltage window of 2V and 4V (Figure 4). This sets up an internal clock (666ms typical)
that is divided out 128 times and then used to turn the ignition gate driver output (IGN pin) on and off for a given
on and off-time (21sec ‘high’/64sec ‘low’ typical). A logic ‘high’ at the IGN pin will turn the external ignition
MOSFET on and enable the external sidac-controlled pulse ignition circuit (see Figure 5, and Typical Application
Diagram). The ignition circuit will continuously try to ignite the HID lamp for 21sec ‘on’ and 64sec ‘off’ until the
lamp ignites. If the lamp does not ignite after 787sec then the IC will enter Fault Mode and latch off. If the lamp
ignites successfully, the voltage at the VSENSE pin will fall below VOV(2/5) due to the low impedance of the lamp
and the ignition timer will be disabled (logic ‘low’ at the IGN pin).
www.irf.com
© 2009 International Rectifier
16
IRS2573D
666ms
typ.
4V
TIGN
2V
IGN
VLAMP
0V
IGN ENABLED
(21s typ.)
IGN DISABLED
(64s typ.)
IGN ENABLED
(21s typ.)
FAULT
MODE
787sec typ.
Figure 4, Ignition timer timing diagram
VGATE:MIGN
VCBUCK
VCIGN
VDIAC
t
VLAMP
4KV
t
Figure 5, Ignition circuit timing diagram.
www.irf.com
© 2009 International Rectifier
17
IRS2573D
Full-Bridge Control
The IC includes a complete high and low-side full-bridge driver necessary for driving the HID lamp with an AC
square-wave voltage. The full-bridge begins oscillating at the programmed frequency immediately when the IC
comes out of UVLO Mode and turns on. The full-bridge is typically driven at a low frequency to prevent acoustic
resonances from damaging the lamp. The full-bridge frequency is programmed with the external capacitor at the
CT pin. CT charges up and down linearly through internal sink and source currents between a fixed voltage
window of 2V and 4V. CT reaching 4V initiates the toggling of LO1/HO1, and LO2/HO2 respectively (see Figure 6).
The dead-time is fixed internally at 1.0us typical. During the dead-time, all full-bridge MOSFETs are off and the
mid-points of each half-bridge are floating or unbiased. Should an external transient occur during the dead-time
due to an ignition voltage pulse, each half-bridge mid-point (VS1 and VS2 pins) can slew high or low very quickly
and exceed the dv/dt rating of the IC. To prevent this, internal logic guarantees that the IGN pin is set to a logic
‘low’ during the dead-time. No ignition pulses can occur until the dead-time has ended and the appropriate fullbridge MOSFETs are turned on. This will guarantee that the mid-points are biased to the output voltage of the
buck or COM before an ignition pulse occurs. The full-bridge stops oscillating only when the IC enters Fault
Mode or UVLO Mode.
4V
CT
2V
LO1, HO2
LO2, HO1
Dead-time
Dead-time
VS1
VS2
VLAMP
0V
Figure 6, Full-bridge Timing Diagram
Buck Control
The buck control circuit operates in critical-conduction mode or continuous-conduction mode depending on the
off-time of the buck output or the peak current flowing through the buck MOSFET. During normal lamp running
conditions, the voltage across the buck current sensing resistor, as measured by the CS pin, is below the internal
over-current threshold (1.2V typical). The buck on-time is defined by the time it takes for the internal on-time
capacitor to charge up to the voltage level on the PCOMP pin or ICOMP pin, whichever is lower. During the onwww.irf.com
© 2009 International Rectifier
18
IRS2573D
time, the current in the buck inductor charges up to a peak level, depending on the inductance value, and the
secondary winding output of the buck inductor is at some negative voltage level, depending on the ratio between
the primary and secondary windings. The secondary winding output is measured by the ZX pin, which clamps the
negative voltage to a diode drop below COM using the internal ESD diode, and limits the resulting negative
current flowing out of the pin with an external resistor, RZX. When the voltage on the internal on-time capacitor
exceeds the voltage on the PCOMP pin or ICOMP pin, the on-time has ended and the buck output turns off. The
secondary winding output of the buck inductor transitions to some positive voltage level, depending on the ratio
between the primary and secondary windings, and causes the ZX pin to exceed the internal 2V threshold. The
current in the buck inductor begins to discharge into the lamp full-bridge output stage. When the inductor current
reaches zero, the ZX pin decreases back below the 2V threshold. This causes the internal logic of the buck
control to start the on-time cycle again. This mode of operation is known as critical-conduction mode because
the buck MOSFET is turned on each cycle when the inductor current discharges to zero. The on-time is
programmed by the voltage level on the PCOMP pin, and the off-time is determined by the time it takes for the
inductor current to discharge to zero, as measured by a negative-going edge on the ZX pin (Figure 7). The
resulting shape of the current in the inductor is triangular with a peak value determined by the inductance value
and on-time setting.
During lamp warm-up or a short-circuit condition at the output, the inductor current will charge up to an excessive
level that can saturate the inductor or damage the buck MOSFET. To prevent this condition, the buck current
sensing resistor is set such that the voltage at the CS pin exceeds the internal over-current threshold (1.2V
typical) before the inductor saturates. Should the CS pin exceed 1.2V before the internal on-time capacitor
reaches the voltage level on the PCOMP pin or ICOMP pin, the on-time will end and the buck output will turn off.
The off-time is determined by a negative-going edge on the ZX pin, or, if the maximum off time is reached as
programmed by the time it takes for the external capacitor on the TOFF pin to charge up to an internal threshold
of 2V. If the maximum off-time is reached before the inductor current discharges to zero, then the inductor will
begin charging again from some value above zero. This mode of operation is known as continuous-conduction
mode and results in a continuous DC current in the inductor with a ripple bounded above by the over-current
threshold and below by the maximum off time setting. Continuous-conduction mode also allows for a higher
average current to flow through the buck inductor before saturation occurs than with critical-conduction mode.
VCC
UVLO+
VPCOMP
CTON
0.2V
BUCK
1.2V
ILBUCK
Critical Conduction Mode
Continuous Conduction Mode
ZX
TOFF
2V
Figure 7, Buck circuit timing diagram
www.irf.com
© 2009 International Rectifier
19
IRS2573D
Constant Power Control
During the general mode of operation and after the lamp has ignited, the IC regulates the lamp output power to a
constant level. To achieve this, the IC measures the lamp voltage and lamp current at the VSENSE and
ISENSE pins, multiplies the voltage and current together using an internal multiplier circuit to calculate power, and
regulates the output of the multiplier circuit to a constant reference voltage by increasing or decreasing the buck
on-time. If the lamp power is too low then the output of the multiplier will be below the internal reference voltage.
The operational trans-conductance amplifier (OTA) will output a sourcing current to the PCOMP pin that will
charge up the external capacitor to a higher voltage. This will increase the on-time of buck and increase the
output current to the lamp for increasing the output power. If the lamp power is too high, then the opposite will
occur. The OTA will output a sinking current to the PCOMP pin that will discharge the external capacitor to a
lower voltage. This will decrease the buck on-time and decrease the output current to the lamp for decreasing
the output power. The speed of the constant power control loop is set by the value of the external capacitor at
the PCOMP pin that determines how fast the loop will react and adjust the buck on-time over the changing load
conditions.
Current Limitation Control
The constant power control loop will increase or decrease the buck current for maintaining constant power in the
lamp load. During lamp warm-up, the lamp voltage can be very low (20V typical) and the constant power loop
will attempt to increase the buck current to several amps of current to maintain constant power. This high
current can exceed the manufacturer’s maximum current rating for the HID lamp. To prevent this condition, an
additional current limitation control loop has been included in the IC. Should the voltage at the ISENSE pin
exceed the voltage level at the OC pin, another OTA will sink current from the ICOMP pin. When the ICOMP pin
voltage decreases below the PCOMP pin voltage, then the current limitation loop will override the constant power
loop and the ICOMP pin will decrease the buck on-time. The lower of the PCOMP or ICOMP pins will override
the other and control the buck on-time. When the lamp eventually warms up and the lamp voltage increases to a
level where the lamp current is below the maximum allowable limit (Figure 8), then the ICOMP pin voltage will
increase above the PCOMP pin voltage, and the PCOMP pin will control the buck on-time again for maintaining
constant power.
V, I
Lamp Warm-up
Running
VSENSE
POWER
ISENSE
t
Ignition
Current
Limitation
Constant Power
Figure 8, VSENSE and ISENSE pins during ignition, warm-up and running modes.
Over-Voltage Fault Counter
The IC includes an over-voltage fault counter at the VSENSE pin. The over-voltage fault counter will count the
time during which an over-voltage condition at the output of the buck exists due to an open-circuit condition,
lamp extinguishes, lamp removal or end-of-life. If the voltage at the VSENSE pin remains above VOV(2/5) and
the over-voltage fault counter times out (787sec typical), then the IC will enter Fault Mode and shutdown. If the
voltage at the VSENSE pin decreases below VOV(2/5) before the over-voltage fault counter times out, then the
www.irf.com
© 2009 International Rectifier
20
IRS2573D
lamp has successfully ignited and the IC will enter General Mode. The IGN pin (ignition gate driver output) will
remain ‘high’ until the ignition timer has timed out.
Under-Voltage Fault Counter
The IC also includes an under-voltage fault counter at the VSENSE pin. Once the lamp has ignited, the lamp
voltage will decrease sharply to a very low voltage (20V typical). As the lamp warms up, the lamp voltage will
slowly increase until the nominal running voltage is reached (100V typical). If the lamp voltage remains too low
for too long, then this is a lamp fault condition and the ballast must shutdown. To detect this, the VSENSE pin
includes an under-voltage threshold of VOV(1/7.5). If the voltage at the VSENSE pin remains below VOV(1/7.5)
and the under-voltage fault counter times out (197sec typical), then the lamp is not warming up properly due to a
lamp fault condition (end of life, etc.) and the IC will enter fault mode and shutdown. If the voltage at the
VSENSE pin increases above VOV(1/7.5) before the under-voltage counter times out, then the lamp has
successfully warmed up and the IC will remain in general mode. A fast transient under-voltage detection is also
included at the VSENSE pin of the IC.
Fast Transient Under-Voltage Fault Counter
During normal running conditions, fast transient under-voltage spikes can occur on the lamp voltage due to
instabilities in the lamp arc. The resulting transients on the VSENSE pin will cycle below and above the
VOV(1/7.5) threshold quickly (<50us). If the number of events of these transients exceeds the maximum number
of events of the fault counter (16384 events typical), then the IC will enter fault mode and shutdown.
Good Counter
If no faults are detected for a long period of time (2730sec typical), as measured by the good counter, then the
fault counter and good counter will both be reset to zero. Also, each time a fault is counted, the good counter is
reset to zero.
Fault Reset
To exit Fault Mode and return to UVLO Mode, VCC can be decreased below UVLO- and back above UVLO+, or,
the RST pin can be increased above 2.5V.
PCB Layout Tips
Distance between high and low voltage components: It’s strongly recommended to place the components tied to
the floating voltage pins (VB and VS) near the respective high voltage portions of the device.
Ground Plane: In order to minimize noise coupling, the ground plane should not be placed under or near the high
voltage floating side.
Gate Drive Loops: Current loops behave like antennas and are able to receive and transmit EM noise (see Figure
9). In order to reduce the EM coupling and improve the power switch turn on/off performance, the gate drive loops
must be reduced as much as possible. Moreover, current can be injected inside the gate drive loop via the IGBT
collector-to-gate parasitic capacitance. The parasitic auto-inductance of the gate loop contributes to developing a
voltage across the gate-emitter, thus increasing the possibility of a self turn-on effect.
www.irf.com
© 2009 International Rectifier
21
IRS2573D
Figure 9: Antenna Loops
Supply Capacitor: It is recommended to place a bypass capacitor (CIN) between the VCC and VSS pins. A
ceramic 1 μF ceramic capacitor is suitable for most applications. This component should be placed as close as
possible to the pins in order to reduce parasitic elements.
Routing and Placement: Power stage PCB parasitic elements can contribute to large negative voltage transients
as the switch node; it is recommended to limit the phase voltage negative transients. In order to avoid such
conditions, it is recommended to 1) minimize the high-side emitter to low-side collector distance, and 2) minimize
the low-side emitter to negative bus rail stray inductance. However, where negative VS spikes remain excessive,
further steps may be taken to reduce the spike. This includes placing a resistor (5 Ω or less) between the VS pin
and the switch node (see Figure 10), and in some cases using a clamping diode between VSS and VS (see Figure
11). See DT04-4 at www.irf.com for more detailed information.
Figure 10: VS resistor
Figure 11: VS clamping diode
Additional Documentation
Several technical documents related to the use of HVICs are available at www.irf.com; use the Site Search
function and the document number to quickly locate them. Below is a short list of some of these documents.
DT97-3: Managing Transients in Control IC Driven Power Stages
AN-1123: Bootstrap Network Analysis: Focusing on the Integrated Bootstrap Functionality
DT04-4: Using Monolithic High Voltage Gate Drivers
AN-978: HV Floating MOS-Gate Driver ICs
www.irf.com
© 2009 International Rectifier
22
IRS2573D
2.500
1
2.250
0.75
VISENSE (V)
VIREF (V)
Parameter Temperature Trends
2.000
0.25
1.750
1.500
-25
0.5
0
25
50
75
100
0
-25
125
0
0.60
3.000
0.55
2.750
0.50
2.250
0.40
-25
2.000
-25
75
100
125
2.500
0.45
50
75
Fig. 12 VISENSE vs. Temperature
VOV (V)
PSENSE
Fig. 11 VIREF vs. Temperature
25
50
Temperature ºC
Temperature ºC
0
25
100
125
0
25
50
75
100
125
Temperature ºC
Temperature ºC
Fig. 14 VOV vs. Temperature
Fig. 13 PSENSE vs. Temperature
www.irf.com
© 2009 International Rectifier
23
1.500
1.000
1.250
0.750
0V(1/7.5) (V)
0V(2/5) (V)
IRS2573D
1.000
0.750
0.500
0.250
0.500
-25
0
25
50
75
100
0.000
-25
125
0
Temperature ºC
75
100
125
Fig. 16 OV(1/7.5) vs. Temperature
200
2.500
150
2.250
VTOFF (V)
ITOFF (uA)
50
Temperature ºC
Fig. 15 OV(2/5) vs. Temperature
100
50
0
-25
25
2.000
1.750
0
25
50
75
100
1.500
-25
125
Temperature ºC
0
25
50
75
100
125
Temperature ºC
Fig. 17 ITOFF vs. Temperature
Fig. 18 VTOFF vs. Temperature
www.irf.com
© 2009 International Rectifier
24
IRS2573D
Package Details: SOIC28W
www.irf.com
© 2009 International Rectifier
25
IRS2573D
Package Details: SOIC28W, Tape and Reel
LOADED TAPE FEED DIRECTION
A
B
H
D
F
C
NOTE : CONTROLLING
DIM ENSION IN M M
E
G
CARRIER TAPE DIMENSION FOR
Metric
Code
Min
Max
A
11.90
12.10
B
3.90
4.10
C
23.70
24.30
D
11.40
11.60
E
10.80
11.00
F
18.20
18.40
G
1.50
n/a
H
1.50
1.60
28SOICW
Imperial
Min
Max
0.468
0.476
0.153
0.161
0.933
0.956
0.448
0.456
0.425
0.433
0.716
0.724
0.059
n/a
0.059
0.062
F
D
C
B
A
E
G
H
REEL DIMENSIONS FOR 28SOICW
Metric
Imperial
Code
Min
Max
Min
Max
A
329.60
330.25
12.976
13.001
B
20.95
21.45
0.824
0.844
C
12.80
13.20
0.503
0.519
D
1.95
2.45
0.767
0.096
E
98.00
102.00
3.858
4.015
F
n/a
30.40
n/a
1.196
G
26.50
29.10
1.04
1.145
H
24.40
26.40
0.96
1.039
www.irf.com
© 2009 International Rectifier
26
IRS2573D
Part Marking Information
www.irf.com
© 2009 International Rectifier
27
IRS2573D
Ordering Information
Standard Pack
Base Part Number
IRS2573D
Package Type
SOIC28W
Complete Part Number
Form
Quantity
Tube/Bulk
25
IRS2573DSPBF
Tape and Reel
1000
IRS2573DSTRPBF
The information provided in this document is believed to be accurate and reliable. However, International Rectifier assumes no responsibility
for the consequences of the use of this information. International Rectifier assumes no responsibility for any infringement of patents or of
other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any
patent or patent rights of International Rectifier. The specifications mentioned in this document are subject to change without notice. This
document supersedes and replaces all information previously supplied.
For technical support, please contact IR’s Technical Assistance Center
http://www.irf.com/technical-info/
WORLD HEADQUARTERS:
233 Kansas St., El Segundo, California 90245
Tel: (310) 252-7105
www.irf.com
© 2009 International Rectifier
28
IRPLHID2
HID Ballast for 70W Lamp Using the IRS2573D
Table of Contents
Page
1. Features ........................................................................................... 2
2. Overview .......................................................................................... 3
3. Electrical Characteristic .................................................................... 4
4. Circuit Schematic ............................................................................. 5
5. Functional Description ...................................................................... 7
6. Fault Conditions ............................................................................. 15
7. Dimensioning ................................................................................. 18
8. PCB Layout Considerations ........................................................... 23
9. Bill of Materials ............................................................................... 24
10. IRPLHID2 PCB Layout ................................................................. 26
11. Inductor Specifications ................................................................. 28
www.irf.com
1
-1-
1. Features










Drives 1 x 70W HID lamp
Input voltage range: 185-265 VAC
High Power Factor / Low Total Harmonic Distortion
Controlled ignition
Low frequency square wave operation
Lamp power and current control
Open circuit and no-lamp protection
Short circuit and lamp failure to warm-up protection
Lamp end-of-life shutdown
IRS2573DSPbF HID Ballast Control IC
www.irf.com
1
-2-
2. Overview
The IRPLHID2 reference design kit consists of a complete ballast solution for a 70W HID
lamp. The design contains an EMI filter, low voltage power supply, active power factor
correction and a ballast control circuit using the IRS2573D. This demo board is intended
to help with the evaluation of the IRS2573D HID ballast control IC, demonstrate PCB
layout techniques and serve as an aid in the development of production ballasts using
the IRS2573D.
EMI Filter
Rectifier
Active PFC
Buck
Control IC
Low
Voltage
Supply
Buck Control
28
2
27
3
26
4
25
5
6
7
8
9
10
IRS2573D
1
Full-Bridge
Full-Bridge
Control
24
23
Power/Current
Control
22
21
20
Ignition Control
19
11
18
12
17
13
16
14
15
Ignition
Switch
EOL Control
Figure 2.1: IRPLHID2 Block Diagram
www.irf.com
1
-3-
3. Electrical Characteristic
Parameter
Lamp Power
Input Power
Input Voltage
Input Current
Lamp Running Voltage
Lamp Running Current
Output Frequency
Power Factor
Total Harmonic Distortion
Input AC Voltage Range
Units
[W]
[W]
[VACrms]
[mArms]
[Vpp]
[App]
[Hz]
[%]
[VACrms]
Value
70
73
220
338
160
1.6
149
0.98 at 220 VAC
10 at 220 VAC
185 - 265
TABLE 3.1: Ballast Parameters.
www.irf.com
1
-4-
4. Circuit Schematic 1
Figure 4.1: IRPLHID2 Circuit Schematic 1
www.irf.com
1
-5-
Circuit Schematic 2
Figure 4.2: IRPLHID2 Circuit Schematic 2
www.irf.com
1
-6-
5. Functional Description
HID lamps have unique electrical characteristics, and require a careful control method.
Specifically, they require a high voltage for ignition, typically 3 kV to 4 kV, current
limitation during warm-up, and constant power control during running. It is important to
tightly regulate lamp power with respect to lamp voltage to minimize lamp-to-lamp color
and brightness variations. Also, HID lamps should be driven using an AC-voltage to
avoid mercury migration, and at a low frequency, typically less than 200 Hz, to prevent
lamp damage or explosion due to acoustic resonance. All of these requirements are
integrated in the IRS2573D.
Figure 5.1: HID lamp ignition, warm-up and running modes
The IRS2573D is a fully-integrated, fully-protected 600V HID control IC designed to drive
all types of HID lamps. Internal circuitry provides control for ignition, warm-up, running
and fault operating modes. The IRS2573D features include ignition timing control,
constant lamp power control, current limitation control, programmable full-bridge running
frequency, programmable over and under-voltage protection and programmable overcurrent protection. Advanced protection features such as failure of a lamp to ignite,
open load, short-circuit and a programmable fault counter have also been included in the
design.
www.irf.com
1
-7-
5.1 IRS2573D State and Timing Diagram
Power Turned On
FAULT Mode
Fault Latch Set
Full-Bridge Off (CT=0V)
Buck Off
IGN Timer Off (TIGN=0V)
CLK Off (TCLK=0V)
IQCC 350 A
VCC = 15.6V
All Counters Reset
UVLO Mode
VCC < UVLO(Power Off)
or
RST > VRST+
(Fault Reset)
VCC > UVLO+
and
VSENSE > VOV
and
RST < VRST-
IGN Mode
VSENSE > VOV(2/5) for 787sec
(open circuit)
Good Counter = 2730sec
(No faults detected)
VOV(2/5) < VSENSE < VOV
and
PCOMP > 0.2V
and
ICOMP > 0.5V
IGN (21s 'HIGH'/64s 'LOW')
Ignition Counter Enabled
Buck and Full-Bridge Enabled
CLK and Fault Counters Enabled
Good Counter Reset
VSENSE OVP Enabled
VSENSE > VOV(2/5)
VSENSE < VOV(1/7.5) for 197sec
(short circuit or does not warm up)
or
VSENSE < VOV(1/7.5) for 16384 Events
VCC < UVLO(VCC Fault or Power Down)
Full-Bridge Off (CT=0V)
Buck Off (ICOMP, PCOMP,
TOFF=0V)
IGN Timer Off (TIGN=0V)
CLK Off (TCLK=0V)
IQCC 150 A
Fault and Good Counters Reset
Fault Latch Reset
VSENSE < VOV(2/5)
GENERAL Mode
Full-Bridge Oscillating @ fBRIDGE
Buck Enabled
IGN 'LOW'
CLK and Fault Counters Enabled
VSENSE OVP Enabled
ISENSE Over-current Limitation Enabled
Constant Power Control Enabled
VSENSE > VOV
or
PCOMP < 0.2V
or
ICOMP < 0.2V
VSENSE < VOV(1/7.5)
Reset
Fault and Good
Counters
Reset
Good
Counter
VSENSE < VOV(2/5)
and
PCOMP > 0.2V
and
ICOMP > 0.5V
BUCK OFF Mode
Buck Off
Full-Bridge Oscillating
Fault Counters Enabled
Figure 5.2: IRS2573D state and timing diagram
5.2 Under-voltage Lockout (UVLO) Mode
The under-voltage lockout mode (UVLO) is defined as the state the IC is in when VCC is
below the turn-on threshold of the IC. The IC is designed to maintain an ultra-low supply
current during UVLO mode of 150uA, and to guarantee the IC is fully functional before
www.irf.com
1
-8-
the buck high-side and full-bridge high and low-side output drivers are activated. The low
voltage power supply is realized with buck converter circuit utilizing the Link Switch
LNK302D (Figure 4.1). Once the voltage on VCC reaches the start-up threshold
(UVLO+), voltage on VSENSE pin is above VOV threshold and the voltage on RST pin is
less than 1.5V, the IC turns on and the full-bridge oscillator (CT) and gate driver outputs
(HO1, LO1, HO2 and LO2) begin to oscillate. During UVLO mode, the full-bridge and
buck are off, the ignition timer and clock are off, the fault and good counters are reset,
and the fault latch is reset.
5.3 Ignition Mode
The ignition timer is enabled when the IC first enters IGN Mode. The ignition timer
frequency is programmed with the external capacitor at the TIGN pin. CTIGN charges up
and down linearly through internal sink and source currents between a fixed voltage
window of 2V and 4V (Figure 5.3). This sets up an internal clock (666ms typical) that is
divided out 128 times and then used to turn the ignition gate driver output (IGN pin) on
and off for a given on and off-time (21sec ‘high’/64sec ‘low’ typical). A logic ‘high’ at the
IGN pin will turn the external ignition MOSFET (MIGN) on and enable the external sidaccontrolled pulse ignition circuit.
666ms
typ.
4V
TIGN
2V
IGN
VLAMP
0V
IGN ENABLED
(21 s typ.)
IGN DISABLED
(64 s typ.)
IGN ENABLED
(21 s typ.)
FAULT
MODE
1180sec typ.
787sec typ.
Figure 5.3: Ignition Timer Timing Diagram
During the ignition phase, the lamp is an open circuit and the buck output voltage is
limited to a maximum value. The ignition circuit comprises of a diac (DIGN), transformer
www.irf.com
1
-9-
(LIGN), capacitor (CIGN), resistor (RIGN2) and switch (MIGN). When the IC turns on the
switch MIGN, capacitor CIGN discharges through resistor RIGN2. When the voltage
across DIGN reaches the diac threshold voltage (Figure 5.4), DIGN turns on and a
current pulse flows from the buck output, through the primary winding of LIGN and into
capacitor CIGN. This arrangement generates a high-voltage pulse on the secondary to
ignite the lamp. The capacitor CIGN charges up until the diac turns off, and CIGN then
discharges down through resistor RIGN until the diac voltage again reaches the device’s
threshold and another ignition pulse occurs.
V G A T E :M IG N
VCBUCK
V C IG N
V D IA C
t
4KV
VLAM P
t
Figure 5.4: Ignition circuit timing diagram
The ignition circuit will continuously try to ignite the HID lamp for 21sec ‘on’ and 64sec
‘off’ until the lamp ignites. If the lamp does not ignite after 1180sec then the IC will enter
Fault Mode and latch off. If the lamp ignites successfully, the voltage at the VSENSE pin
will fall below VOV(2/5) due to the low impedance of the lamp and the ignition timer will
be disabled (logic ‘low’ at the IGN pin).
5.4 General Mode
During General Mode, the IC reacts to the different load conditions (open-circuit, shortcircuit, lamp warm-up, constant power running, under-voltage lamp faults, transient
under-voltage lamp faults, over-voltage lamp faults, lamp non-strike, etc.) by turning the
buck circuit on or off, adjusting the buck circuit on-time, or counting the occurrence of the
different fault conditions and turning the complete IC off. The IC senses the different
load conditions at the VSENSE and ISENSE pins, compares the voltages at these pins
against the programmed thresholds at the OV and OC pins, and determines the correct
operating mode of the IC (see State Diagram).
5.5 Full-Bridge Control
The IC includes a complete high and low-side full-bridge driver necessary for driving the
www.irf.com
1
- 10 -
HID lamp with an AC square-wave voltage. The full-bridge begins oscillating at the
programmed frequency immediately when the IC comes out of UVLO Mode and turns
on. The full-bridge is typically driven at a low frequency to prevent acoustic resonances
from damaging the lamp. The full-bridge frequency is programmed with the external
capacitor at the CT pin. CT charges up and down linearly through internal sink and
source currents between a fixed voltage window of 2V and 4V. CT reaching 4V initiates
the toggling of LO1/HO1, and LO2/HO2 respectively (see Figure 5.5). The dead-time is
fixed internally at 1.0us typical. During the dead-time, all full-bridge MOSFETs are off
and the mid-points of each half-bridge are floating or unbiased. Should an external
transient occur during the dead-time due to an ignition voltage pulse, each half-bridge
mid-point (VS1 and VS2 pins) can slew high or low very quickly and exceed the dv/dt
rating of the IC. To prevent this, internal logic guarantees that the IGN pin is set to a
logic ‘low’ during the dead-time. No ignition pulses can occur until the dead-time has
ended and the appropriate full-bridge MOSFETs are turned on. This will guarantee that
the mid-points are biased to the output voltage of the buck or COM before an ignition
pulse occurs. The full-bridge stops oscillating only when the IC enters Fault Mode or
UVLO Mode.
Figure 5.5: Full-bridge timing diagram: CH1 is CT pin voltage, CH2 is LO1 voltage, CH3 is LO2
voltage and CH4 is VS1 pin voltage
5.5 Buck Control
The buck control circuit operates in critical-conduction mode or continuous-conduction
mode depending on the off-time of the buck output or the peak current flowing through
the buck MOSFET (MBUCK). During normal lamp running conditions, the voltage
across the buck current sensing resistor, as measured by the CS pin, is below the
internal over-current threshold (1.2V typical). The buck on-time is defined by the time it
takes for the internal on-time capacitor to charge up to the voltage level on the PCOMP
pin or ICOMP pin, whichever is lower. During the on-time, the current in the buck
www.irf.com
1
- 11 -
inductor charges up to a peak level, depending on the inductance value, and the
secondary winding output of the buck inductor is at some negative voltage level,
depending on the ratio between the primary and secondary windings. The secondary
winding output is measured by the ZX pin, which clamps the negative voltage to a diode
drop below COM using the internal ESD diode, and limits the resulting negative current
flowing out of the pin with an external resistor, RZX. When the voltage on the internal
on-time capacitor exceeds the voltage on the PCOMP pin or ICOMP pin, the on-time has
ended and the buck output turns off.
The secondary winding output of the buck inductor transitions to some positive voltage
level, depending on the ratio between the primary and secondary windings, and causes
the ZX pin to exceed the internal 2V threshold. The current in the buck inductor begins
to discharge into the lamp full-bridge output stage. When the inductor current reaches
zero, the ZX pin decreases back below the 2V threshold. This causes the internal logic
of the buck control to start the on-time cycle again. This mode of operation is known as
critical-conduction mode because the buck MOSFET is turned on each cycle when the
inductor current discharges to zero. The on-time is programmed by the voltage level on
the PCOMP pin, and the off-time is determined by the time it takes for the inductor
current to discharge to zero, as measured by a negative-going edge on the ZX pin. The
resulting shape of the current in the inductor is triangular with a peak value determined
by the inductance value and on-time setting.
Figure 5.6: Buck control timing diagram (critical conduction mode): CH1 is TOFF pin voltage, CH2 is
ZX pin voltage, CH3 is Buck output voltage and CH4 is current through buck inductor LBUCK
During lamp warm-up or a short-circuit condition at the output, the inductor current will
charge up to an excessive level that can saturate the inductor or damage the buck
MOSFET. To prevent this condition, the buck current sensing resistor (RBCS) is set
such that the voltage at the CS pin exceeds the internal over-current threshold (1.2V
typical) before the inductor saturates. Should the CS pin exceed 1.2V before the internal
www.irf.com
1
- 12 -
on-time capacitor reaches the voltage level on the PCOMP pin or ICOMP pin, the ontime will end and the buck output will turn off. The off-time is determined by a negativegoing edge on the ZX pin, or, if the maximum off time is reached as programmed by the
time it takes for the CTOFF on the TOFF pin to charge up to an internal threshold of 2V.
If the maximum off-time is reached before the inductor current discharges to zero, then
the inductor will begin charging again from some value above zero. This mode of
operation is known as continuous-conduction mode and results in a continuous DC
current in the inductor with a ripple bounded above by the over-current threshold and
below by the maximum off time setting (see Figure 5.7). Continuous-conduction mode
also allows for a higher average current to flow through the buck inductor before
saturation occurs than with critical-conduction mode.
CS = 1.2V
Figure 5.7: Buck control timing diagram (continuous conduction mode): CH1 is TOFF pin voltage,
CH2 is ZX pin voltage, CH3 is Buck output voltage and CH4 is current through buck inductor LBUCK
5.6 Constant Power Control
During the general mode of operation and after the lamp has ignited, the IC regulates
the lamp output power to a constant level. To achieve this, the IC measures the lamp
voltage and lamp current at the VSENSE and ISENSE pins, multiplies the voltage and
current together using an internal multiplier circuit to calculate power, and regulates the
output of the multiplier circuit to a constant reference voltage by increasing or decreasing
the buck on-time. If the lamp power is too low then the output of the multiplier will be
below the internal reference voltage. The operational trans-conductance amplifier (OTA)
will output a sourcing current to the PCOMP pin that will charge up the CPCOMP to a
higher voltage. This will increase the on-time of buck and increase the output current to
the lamp for increasing the output power. If the lamp power is too high, then the
opposite will occur. The OTA will output a sinking current to the PCOMP pin that will
discharge the CPCOMP to a lower voltage. This will decrease the buck on-time and
www.irf.com
1
- 13 -
decrease the output current to the lamp for decreasing the output power. The speed of
the constant power control loop is set by the value of the CPCOMP at the PCOMP pin
that determines how fast the loop will react and adjust the buck on-time over the
changing load conditions.
5.7 Current Limitation Control
The constant power control loop will increase or decrease the buck current for
maintaining constant power in the lamp load. During lamp warm-up, the lamp voltage
can be very low (20V typical) and the constant power loop will attempt to increase the
buck current to several amps of current to maintain constant power. This high current
can exceed the manufacturer’s maximum current rating for the HID lamp. To prevent
this condition, an additional current limitation control loop has been included in the IC
Should the voltage at the ISENSE pin exceed the voltage level at the OC pin, another
OTA will sink current from the ICOMP pin. When the ICOMP pin voltage decreases
below the PCOMP pin voltage, then the current limitation loop will override the constant
power loop and the ICOMP pin will decrease the buck on-time. The lower of the
PCOMP or ICOMP pins will override the other and control the buck on-time. When the
lamp eventually warms up and the lamp voltage increases to a level where the lamp
current is below the maximum allowable limit, then the ICOMP pin voltage will increase
above the PCOMP pin voltage, and the PCOMP pin will control the buck on-time again
for maintaining constant power.
5.8 Buck OFF Mode
The IC will enter the Buck-OFF Mode if any one of these 3 conditions occur:
 VSENSE > VOV or
 PCOMP < 0.2V or
 ICOMP < 0.2V
When in the Buck-OFF Mode, the IC will go back to General Mode if all of these 3
conditions are valid:
 VSENSE < VOV (2/5)
and
 PCOMP > 0.2V
and
 ICOMP > 0.5V
The IC will instead go back to Ignition Mode if all of these 3 conditions are valid:



VOV(2/5) < VSENSE < VOV
PCOMP > 0.2V
ICOMP > 0.5V
www.irf.com
and
and
1
- 14 -
6. Fault Conditions
In case of fault conditions such as open circuit, lamp removal, lamp extinguishes, short
circuit, end-of-life and lamp failure to warm-up, the IRS2573D will go into Fault Mode
after the fault timer times out. In this mode, the internal fault latch is set, full-bridge and
buck are off, ignition and fault timer are off, and the IRS2573D consumes an ultra-low
micro-power current. The IRS2573D can be reset with a fault reset (RST > VRST+) or a
recycling of VCC below and back above the UVLO thresholds. The fault timer is
programmed using the external capacitor CTCLK on the TCLK pin.
6.1 Over-Voltage Fault Counter
The IC includes an over-voltage fault counter at the VSENSE pin. In the IGN Mode, the
over-voltage fault counter will count the time during which an over-voltage condition at
the output of the buck exists due to an open-circuit condition, lamp extinguishes, lamp
removal or end-of-life. Figure 7.1 shows the waveforms when the ballast goes into Fault
Mode because of over-voltage fault. When the voltage at the VSENSE pin remains
above VOV (2/5) and the over-voltage fault counter times out (1180sec typical, with
CTCLK=0.18uF), the IC will enter Fault Mode and shutdown. Before the fault counter
times out, the ignition counter is enabled and the IC keeps trying to ignite the lamp for 21
sec ‘on’ and 64 sec ‘off’.
Figure 6.1: Over-voltage fault: CH1 is the VSENSE voltage, CH2 is IGN pin voltage, CH3 is VCC and
CH4 is LO voltage
www.irf.com
1
- 15 -
6.2 Under-Voltage Fault Counter
The IC also includes an under-voltage fault counter at the VSENSE pin. Once the lamp
has ignited, the lamp voltage will decrease sharply to a very low voltage (20V typical).
As the lamp warms up, the lamp voltage will slowly increase until the nominal running
voltage is reached (100V typical). If the lamp voltage remains too low for too long, then
this is a lamp fault condition and the ballast must shutdown. To detect this, the VSENSE
pin includes an under-voltage threshold of VOV(1/7.5). If the voltage at the VSENSE pin
remains below VOV(1/7.5) and the under-voltage fault counter times out (295sec typical,
with CTCLK=0.18uF), then the lamp is not warming up properly due to a lamp fault
condition (end of life, etc.) and the IC will enter fault mode and shutdown. If the voltage
at the VSENSE pin increases above VOV(1/7.5) before the under-voltage counter times
out, then the lamp has successfully warmed up and the IC will remain in general mode.
Figure 6.2 shows some waveforms when the ballast goes into Fault Mode due to undervoltage fault.
Figure 6.2: Under-voltage fault: CH1 is TCLK pin voltage, CH2 is VSENSE voltage, CH3 is LO voltage
and CH4 is VCC voltage
6.3 Fast Transient Under-Voltage Fault Counter
During normal running conditions, fast transient under-voltage spikes can occur on the
lamp voltage due to instabilities in the lamp arc. The resulting transients on the
VSENSE pin will cycle below and above the VOV(1/7.5) threshold quickly (<50us). If the
number of events of these transients exceeds the maximum number of events of the
fault counter (16,384 events typical), then the IC will enter fault mode and shutdown.
www.irf.com
1
- 16 -
Figure 6.3: Under-voltage fault: CH1 is VSENSE voltage, CH2 is LO voltage, CH4 is VCC voltage and
CHA is zoom of VSENSE voltage
6.4 Good Counter
If no faults are detected for a long period of time (2730sec typical), as measured by the
good counter, then the fault counter and good counter will both be reset to zero. Also,
each time a fault is counted, the good counter is reset to zero.
www.irf.com
1
- 17 -
7. Dimensioning
7.1 Dimensioning: Basic settings
IRS2573D
RIREF
CT
11
CTIGN
12
20 K
68 nF
REF - CURRENT
OSC - FREQUENCY
IREF
fOSC
=
100 µA
=
CTCLK
13
14
1000 nF
180 nF
IGNITION - COUNTER
147.1 Hz
ERROR - COUNTER
T IGNON
=
21
sec
tUVFAULT
=
295 sec
T IGNOFF
=
64
sec
tOVFAULT
=
1180 sec
GOOD - COUNTER
T GOOD =
2731 sec
IREF needs to be set to the beginning, because IREF is also used for other settings.
IREF 
VIREF
2V

 100 A
RIREF 20k
(1)
CT sets the full bridge frequency.
fFB 
I CT , SOURCE / SINK

8  C CT
80 A
 147 Hz
8  68nF
(2)
CTIGN sets the timing for the ignition pulses.
TIGN , ON  32 
4  CTIGN
I TIGN , SOURCE / SINK
 32 
4  1000nF
6 A
TIGN , OFF  TIGN , ON  3
(3)
(4)
CTCLK sets the time constants for the EOL (Under Voltage Fault/ Over Voltage Fault)
TUVFAULT  16,384 
4  CTCLK
I TCLK , SOURCE / SINK
TOVFAULT  4  TUVFAULT
www.irf.com
 16,384 
4  180nF
40 A
(5)
(6)
1
- 18 -
7.2 Dimensioning: EOL settings
50 µA
(Set in Basic Settings)
Buckvoltage
IRS2573D
100 K
36 V
VSENSE
OV
180 K
180 K
7.5 K
120 K
The IRS2573D uses VSENSE pin to detect if fault condition has occurred. The voltage on
the OV pin sets the reference for the EOL thresholds.
VSENSE <= VOV(1/7.5) Lamp under voltage fault (13% of OV)
VSENSE >= VOV(2/5)  Lamp over voltage fault (40% of OV)
VSENSE >= VOV  Buck over voltage threshold (100% of OV)
During the ignition phase the buck voltage is regulated to OV (e.g. 330V). If the buck
voltage stays below 13% of OV for more than 295sec or above 40% of OV for 1180sec,
the ballast will go to Fault mode and latched.
7.3 Dimensioning: Buck settings

Lamp parameter
Start with the lamp parameter:
PLAMP  73W
V LAMP  100V
I LAMP  0.73 A

Buck current sensing resistor
Buck inductor over-current protection is setup by buck current sensing resistor:
I OC  1.0 A
I OC , PEAK  2  I OC  2.0 A
www.irf.com
1
(7)
- 19 -
RBCS 

VCS
IOC , PEAK

1.2V
 0.6
2A
(8)
Buck inductor value
Select input voltage for the buck, which is the bus voltage provided by boost PFC
stage:
V BUS  400V
Select nominal frequency of the buck:
f  70kHz
Calculate buck inductor value based on nominal frequency, lamp current, buck input
and output voltage:
L
T
2  I LAMP
where T 
 VOUT
1 
 VBUS

  VOUT  733H

(9)
1
and VOUT  V LAMP
f
Buck inductor selection value:
L  750 H

Buck off-time programming capacitor
Determine buck output minimum voltage (lamp minimum voltage after ignition):
VOUT , MIN  20V (typical )
Calculate buck minimum frequency in the boundary between critical- and continuousconduction mode:
f MIN
2

VOUT , MIN

VOUT , MIN 

I OC , PEAK  L 
VBUS

1
20 2 
 20 


2  1  750e  6 
400 
1




(10)
 13kHz
www.irf.com
1
- 20 -
Calculate tOFF:
VOUT , MIN
t OFF
VBUS

f
20
1
400

 13
 73s
1
(11)
Calculate CTOFF:
CTOFF 
I REF  t OFF
VTOFF
100 A  73s
2
 3.6nF

(12)
Off-time programming capacitor selection value:
CTOFF  3.3nF

Current sense and over-current resistor value
Calculate the nominal value on VSENSE pin (based on nominal lamp voltage):
RVS 4
RVS1  RVS 2  RVS 3  RVS 4
7 .5 k
 100 
180k  180k  100k
 1.6V
VVSENSE , NOM  VLAMP , NOM 
(13)
Calculate the nominal value on ISENSE pin:
V ISENSE , NOM 
PSENSE
VVSENSE , NOM
0.5
1.6
 0.31V

www.irf.com
(14)
1
- 21 -
Calculate the value of current sense and over current resistors:
RCS 
VISENSE , NOM
 0.43
ILAMP
(15)
ROC 
1.2  IOC  RCS
 10.3k
IREF  0.5
(16)
Over-current resistor selection value:
ROC  10k
www.irf.com
1
- 22 -
8. PCB Layout Considerations
1. Sensitive Timing Components
(inside black box)
2. Filter and Bootstrap Capacitors
3. Signal
Ground
4. Power Ground
1. The programming and timing components should be placed close to the IC with
short traces and with ground connections directly to COM-pin (Pin 6).
2. The filter and bootstrap capacitors should also be placed close to the IC with
short tracks.
3. All signal ground connections should go directly to the COM pin.
4. There is only one connection from the IC COM to the power ground.
The power ground connections should also be as short as possible and with
bigger track size.
Disclaimer
This reference design is intended for evaluation purposes only and has not been
submitted or approved by any external test house for conformance with UL or
international safety or performance standards. International Rectifier does not guarantee
that this reference design will conform to any such standards.
www.irf.com
1
- 23 -
9. Bill of Materials
Item #
Qty
1
1
2
1
3
4
5
Manufacturer
1
1
1
ST
Power
Integration
IR
IR
IR
6
5
7
8
Part Number
Description
Reference
L6562D
SO8 PFC IC
IC1
LNK302DN
Link Switch LNK
IC2
IRS2573D
IRF840
IRF830
HID Ballast Control IC
MOSFET 500V/600V
MOSFET 500V
IR
IRGR3B60KD
IGBT 600V
1
1
IR
IR
IRLL3303
IR8ETH06
MOSFET 30V
Diode 600V
9
4
Digi-key
MURS160DICT-ND
Diode, 600V, 1A, SMB
10
11
12
13
14
15
16
17
18
19
1
1
1
1
1
1
1
1
1
1
Diodes Inc.
Schindengen
Vogt
Vogt
Vogt
Panasonic
Epcos
Panasonic
Panasonic
Epcos
Bridge Rectifier 1A, 1000V
Sidac 240V-270V
Buck Inductor 0.75mH EF20/11K
PFC Inductor 1.5mH EF20/11K
Ignition Transformer 1mH EF25
EMI Inductor
HF-Inductor
Capacitor 1.0µF/400V
Capacitor 22µF/450V
Capacitor 0.10µF/630V
20
1
Vishay / BC
Resistor 18K/3W
RIGN2
21
22
23
24
25
26
27
1
1
1
1
2
1
1
Wima
Panasonic
Panasonic
Roederstein
Vishay
Tyco
Tyco
DF10S
K1V26
IC 080 620 21 01
IC 080 620 11 01
IC 080 620 31 01
ELF-15N007A
B82144B1225J000
ECQ-E4105KF
EEU-EB2W220S
B32652A6104J
PR03000201802JA
C00
MKP10 1nF/630V
ECA-1HM100I
ECE-A1EN330U
WY0222MCMBF0K
2222 338 20334
644753-3
644753-4
IC3
MBUCK
MPFC
MIGN, MH1,
ML1, MH2, ML2
M1
DBUCK
D3, DVBB1,
DLNK1, DLNK2
BR1
DIGN
LBUCK
LPFC
LIGN
L1
LLINK1
CBUCK
CBUS
CIGN
Capacitor 1nF/630V
Capacitor 10µF/50V
Capacitor 33µF/25V
Capacitor 2.2nF/275VAC Y Cap
Capacitor 330nF/275VAC X2
3-pin Connector
4-pin Connector
28
6
Panasonic
ECJ-2YB1H104K
Capacitor, 0.1uF, 50V, 0805
29
30
31
32
1
1
2
1
Panasonic
Panasonic
Panasonic
Panasonic
ECJ-2YB1E184K
ECJ-2YB1H683K
ECJ-3YB1E105K
ECJ-2FB1E105K
Capacitor, 0.18uF, 50V, 0805
Capacitor, 0.068uF, 50V, 0805
Capacitor, 1uF, 25V, 1206
Capacitor, 1uF, 25V, 0805
33
2
Panasonic
ECJ-3YF1E225Z
Capacitor, 2.2uF, 25V, 1206
34
2
Panasonic
ECJ-2VB1H333K
Capacitor, 33nF, 50V, 0805
35
1
Panasonic
ECJ-2VB1H332K
Capacitor, 3.3nF, 50V, 0805
COUT
CLNK2
CLNK3
CY
C1,C2
X1
X2
CVCC1, COV,
COC, CISENSE,
CLINK1, CPFC4
CTCLK
CCT
CTIGN
CPFC2
CVB1, CVB2,
CVBB
CICOMP,
CPCOMP
CTOFF
36
2
Panasonic
ECJ-2VB1H103K
Capacitor, 10nF, 50V, 0805
CPFC1, CVS
37
38
39
1
1
1
Panasonic
Panasonic
Panasonic
ECJ-2VC1H100D
ECJ-2VC1H471J
ERJ-6ENF2002V
Capacitor, 10pF, 50V, 0805
Capacitor, 470pF, 50V, 0805
Resistor, 20kOhm, 0.125W, 1%, 0805
40
7
Panasonic
ERJ-S06F22R0V
Resistor, 22Ohm, 0.125W, 1%, 0805
CRZX
CCS1
RIREF
RBUCK1,
RPFC9, RIGN1
RHO1, RLO1,
RHO2, RLO2,
RIGN3
www.irf.com
1
- 24 -
41
2
Panasonic
ERJ-8ENF6802V
Resistor, 68kOhm, 0.25W, 1%, 1206
42
43
2
1
Panasonic
Panasonic
ERJ-6ENF3302V
ERJ-6ENF1203V
Resistor, 33kOhm, 0.125W, 1%, 0805
Resistor, 120kOhm, 0.125W,1%,0805
44
4
Panasonic
ERJ-6ENF1002V
Resistor, 10kOhm, 0.125W, 1%, 0805
45
2
Panasonic
ERJ-6ENF1001V
Resistor, 1kOhm, 0.125W, 1%, 0805
46
2
Panasonic
ERJ-8RQF1R2V
Resistor, 1Ohm, 0.25W, 1%, 1206
47
48
49
50
51
52
53
54
55
2
2
1
1
1
1
2
1
1
Panasonic
Panasonic
Panasonic
Panasonic
Panasonic
Panasonic
Panasonic
Panasonic
Panasonic
ERJ-8ENF8203V
ERJ-8ENF1004V
ERJ-S06F10R0V
ERJ-6ENF2202V
ERJ-6ENF1502V
ERJ-8ENF3301V
ERJ-8ENF1803V
ERJ-8ENF1003V
ERJ-6ENF7501V
Resistor, 820kOhm, 0.25W, 1%, 1206
Resistor, 1MOhm, 0.25W, 1%, 1206
Resistor, 10Ohm, 0.125W, 1%, 0805
Resistor, 2.2kOhm, 0.125W, 1%, 0805
Resistor, 15kOhm, 0.125W, 1%, 0805
Resistor, 3.3kOhm, 0.25W, 1%, 1206
Resistor, 180kOhm, 0.25W, 1%, 1206
Resistor, 100kOhm, 0.25W, 1%, 1206
Resistor, 7K5Ohm, 0.125W, 1%,0805
56
8
Panasonic
ERJ-8RQF3R3V
Resistor, 3.3Ohm, 0.25W, 1%, 1206
57
3
Panasonic
ERJ-8RQF2R2V
Resistor, 2.2Ohm, 0.25W, 1%, 1206
58
59
60
61
62
63
4
1
1
1
2
22
Vishay
Vishay
Vishay
LL4148
TZMB15
TZMB36
Wakefield
262-75AB-05
Diode, 75V, 100mA
Zener Diode, 15V, 500mW, MiniMelf
Zener Diode, 36V, 500mW, MiniMelf
Jumper
Heat sink, TO-220
Test Points
RBB2, RBB3,
RBB4
RZX, RPFC8
ROV
ROC, RPFC3,
RPFC6, RPFC7
RISENSE,
RCCS1
RPFC11,
RPFC12
RPFC4, RPFC5
RPFC1, RPFC2
RVBB1
RLNK1
RLNK2
RLNK3
RVS1, RVS2
RVS3
RVS4
RBCS1, RBCS2,
RBCS3, RBCS4,
RBCS5, RCS1,
RCS2, RCS3
RCS4, RCS5,
RCS6
DBUCK1
DVBB2
DVS1
LOUT
DBUCK, MBUCK
TABLE 9.1: IRPLHID2 Bill of Materials.
www.irf.com
1
- 25 -
10. IRPLHID2 PCB Layout
Top Assembly
Top Copper
www.irf.com
1
- 26 -
Bottom Assembly
Bottom Copper
www.irf.com
1
- 27 -
11. Inductor Specification
Vogt IC 080 620 21 01
INDUCTOR SPECIFICATION
EF20/11K
CORE SIZE
1.65
GAP LENGTH
Fi 324 or equivalent
CORE MATERIAL
mH
0.75
NOMINAL INDUCTANCE
TEST TEMPERATURE
mm
C
100
WINDING START PIN FINISH PIN TURNS WIRE DIAMETER ( mm)
MAIN
Secondary
1
3
90
15x0.1 CuLL
4
5
5.5
0.2 CuLLL
PHYSICAL LAYOUT
( Vertical6- Pin Bobbin)
Pin View
TEST
6
1
5
2
4
3
TEST TEMPERATURE
100
MAIN WINDING INDUCTANCE
www.irf.com
MIN
1
mH
MAX
C
mH
- 28 -
Vogt IC 080 620 11 01
INDUCTOR SPECIFICATION
EF20/11K
CORE SIZE
0.6
GAP LENGTH
Fi 324 or equivalent
CORE MATERIAL
mH
1.5
NOMINAL INDUCTANCE
TEST TEMPERATURE
mm
C
100
WINDING START PIN FINISH PIN TURNS WIRE DIAMETER ( mm)
MAIN
Secondary
1
3
85
15x0.1 CuLL
4
5
17
0.2 CuLLL
PHYSICAL LAYOUT
( Vertical6- Pin Bobbin)
Pin View
TEST
6
1
5
2
4
3
TEST TEMPERATURE
100
MAIN WINDING INDUCTANCE
www.irf.com
MIN
1
mH
MAX
C
mH
- 29 -
Vogt IC 080 620 31 01
INDUCTOR SPECIFICATION
EF25/7,5
CORE SIZE
0.6
GAP LENGTH
Fi 324 or equivalent
CORE MATERIAL
mH
1.0
NOMINAL INDUCTANCE
TEST TEMPERATURE
mm
C
100
WINDING START PIN FINISH PIN TURNS WIRE DIAMETER ( mm)
MAIN
Secondary
1
8
80
5x0.2 CuLL
2
3
4
0.2 Tex-E
PHYSICAL LAYOUT
( Horizontal 8 - Pin Bobbin)
Pin View
TEST
8
1
7
2
6
3
5
4
TEST TEMPERATURE
100
MAIN WINDING INDUCTANCE
www.irf.com
MIN
1
mH
MAX
C
mH
- 30 -