Low Power IEEE 802.15.4/Proprietary GFSK/FSK Zero-IF 2.4 GHz Transceiver IC ADF7242 FEATURES On-chip low power processor performs Radio control Packet management Packet management support Insertion/detection of preamble/SWD/CRC/address IEEEE 802.15.4-2006 frame filtering IEEEE 802.15.4-2006 CSMA/CA unslotted modes Flexible 256-byte transmit/receive data buffer IEEEE 802.15.4-2006 and GFSK/FSK SPORT modes Fast settling automatic frequency control Flexible multiple RF port interface External PA/LNA support hardware Switched antenna diversity support Wake-up timer Very few external components Integrated PLL loop filter, receive/transmit switch, battery monitor, temperature sensor, 32 kHz RC and crystal oscillators Flexible SPI control interface with block read/write access Small form factor 5 mm × 5 mm 32-lead LFCSP package Frequency range (global ISM band) 2400 MHz to 2483.5 MHz Programmable data rates and modulation IEEE 802.15.4-2006-compatible (250 kbps) GFSK/FSK/GMSK/MSK modulation 50 kbps to 2000 kbps data rates Low power consumption 19 mA (typical) in receive mode 21.5 mA (typical) in transmit mode (PO = 3 dBm) 1.7 μA, 32 kHz crystal oscillator wake-up mode High sensitivity (IEEE 802.15.4-2006) −95 dBm at 250 kbps High sensitivity (0.1% BER) −96 dBm at 62.5 kbps (GFSK) −93 dBm at 500 kbps (GFSK) −90 dBm at 1 Mbps (GFSK) −87.5 dBm at 2 Mbps (GFSK) Programmable output power −20 dBm to +4.8 dBm in 2 dB steps Integrated voltage regulators 1.8 V to 3.6 V input voltage range Excellent receiver selectivity and blocking resilience Zero-IF architecture Complies with EN300 440 Class 2, EN300 328, FCC CFR47 Part 15, ARIB STD-T66 Digital RSSI measurement Fast automatic VCO calibration Automatic RF synthesizer bandwidth optimization APPLICATIONS Wireless sensor networks Automatic meter reading/smart metering Industrial wireless control Healthcare Wireless audio/video Consumer electronics ZigBee FUNCTIONAL BLOCK DIAGRAM ADF7242 DAC LNA1 FSK DEMOD 8-BIT PROCESSOR DSSS DEMOD RADIO CONTROLLER AGC OCL AFC CDR PACKET MANAGER ADC LNA2 ADC DAC 4kB PROGRAM ROM 2kB PROGRAM RAM 256-BYTE PACKET RAM 64-BYTE BBRAM 256-BYTE MCR LDO × 4 BIAS BATTERY MONITOR GAUSSIAN FILTER PRE-EMPHASIS FILTER TEMPERATURE SENSOR 26MHz OSC WAKE-UP CTRL 32kHz RC OSC 32kHz XTAL OSC SPI GPIO SPORT IRQ 08912-001 FRACTIONAL-N RF SYNTHESIZER PA Figure 1 Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2010 Analog Devices, Inc. All rights reserved. ADF7242 TABLE OF CONTENTS Features .............................................................................................. 1 IEEE 802.15.4-2006 Receive Timing and Control ..................... 50 Applications....................................................................................... 1 Clear Channel Assessment (CCA)........................................... 51 Functional Block Diagram .............................................................. 1 Link Quality Indication (LQI).................................................. 52 Revision History ............................................................................... 3 IEEE 802.15.4 Automatic TX-to-RX Turnaround Mode...... 53 General Description ......................................................................... 4 Specifications..................................................................................... 6 IEEE 802.15.4 Frame Filtering, Automatic Acknowledge, and Automatic CSMA/CA................................................................ 53 General Specifications ................................................................. 6 Receiver in GFSK/FSK Mode ................................................... 56 RF Frequency Synthesizer Specifications.................................. 6 Receiver Radio Blocks ............................................................... 61 Transmitter Specifications........................................................... 7 SPORT Interface ............................................................................. 63 Receiver Specifications ................................................................ 8 GFSK/FSK SPORT Mode.......................................................... 63 Auxiliary Specifications ............................................................. 11 IEEE 802.15.4-2006 SPORT Mode........................................... 65 Current Consumption Specifications ...................................... 12 Device Configuration .................................................................... 66 Timing and Digital Specifications............................................ 13 Configuration Values Common to IEEE 802.15.4 and GFSK/FSK Modes ...................................................................... 67 Timing Diagrams........................................................................ 15 IEEE 802.15.4 TX SPORT Mode Timing Diagrams.............. 18 GFSK/FSK RX SPORT Mode Timing Diagrams ................... 18 Configuration Values for GFSK/FSK Packet and SPORT Modes........................................................................................... 67 Absolute Maximum Ratings.......................................................... 22 Configuration Values for IEEE 802.15.4-2006 Packet and SPORT Modes............................................................................. 68 ESD Caution................................................................................ 22 RF Port Configurations/Antenna Diversity................................ 69 Pin Configuration and Function Descriptions........................... 23 Auxillary Functions........................................................................ 70 Typical Performance Characteristics ........................................... 25 Temperture Sensor ..................................................................... 70 Terminology .................................................................................... 34 Battery Monitor .......................................................................... 70 Radio Controller ............................................................................. 35 Wake-Up Controller (WUC).................................................... 70 Sleep Modes................................................................................. 37 Transmit Test Modes.................................................................. 71 RF Frequency Synthesizer ............................................................. 38 Serial Peripheral interface (SPI) ................................................... 72 RF Frequency Synthesizer Calibration .................................... 38 General Characteristics ............................................................. 72 RF Frequency Synthesizer Bandwidth..................................... 38 Command Access....................................................................... 72 RF Channel Frequency Programming..................................... 39 Status Word ................................................................................. 72 Reference Crystal Oscillator ..................................................... 39 Memory Map .................................................................................. 74 Transmitter ...................................................................................... 40 BBRAM........................................................................................ 74 Transmit Operating Modes ....................................................... 40 Modem Configuration RAM (MCR) ...................................... 74 Transmitter in IEEE 802.15.4-2006 Mode .............................. 40 Program ROM ............................................................................ 74 IEEE 802.15.4 Automatic RX-To-TX Turnaround Mode..... 43 Program RAM ............................................................................ 74 Transmitter in GFSK/FSK Mode.............................................. 43 Packet RAM ................................................................................ 74 Power Amplifier.......................................................................... 46 Memory Access............................................................................... 76 Receiver............................................................................................ 48 Writing to the ADF7242............................................................ 77 Receive Operating Modes ......................................................... 48 Reading from the ADF7242...................................................... 77 Receiver in IEEE 802.15.4-2006 Mode .................................... 48 Downloadable Firmware Modules............................................... 80 Receiver Calibration................................................................... 49 Interrupt Controller ....................................................................... 81 Rev. 0 | Page 2 of 108 ADF7242 Configuration ..............................................................................81 Register Map ....................................................................................87 Description of Interrupt Sources ..............................................82 Outline Dimensions......................................................................105 Applications Circuits ......................................................................83 Ordering Guide .........................................................................105 REVISION HISTORY 7/10—Revision 0: Initial Version Rev. 0 | Page 3 of 108 ADF7242 GENERAL DESCRIPTION The ADF7242 is a highly integrated, low power, and high performance transceiver for operation in the global 2.4 GHz ISM band. It is designed with emphasis on flexibility, robustness, ease of use, and low current consumption. The IC supports the IEEE 802.15.42006 2.4 GHz PHY requirements as well as proprietary GFSK/ FSK/GMSK/MSK modulation schemes in both packet and data streaming modes. With a minimum number of external components, it achieves compliance with the FCC CFR47 Part 15, ETSI EN 300 440 (Equipment Class 2), ETSI EN 300 328 (FHSS, DR > 250 kbps), and ARIB STD T-66 standards. The ADF7242 complies with the IEEE 802.15.4-2006 2.4 GHz PHY requirements with a fixed data rate of 250 kbps and DSSSOQPSK modulation. With its support of GFSK/FSK/GMSK/MSK modulation schemes, the IC can operate over a wide range of data rates from 50 kbps to 2 Mbps and is, therefore, equally suitable for proprietary applications in the areas of smart metering, industrial control, home and building automation, and consumer electronics. In addition, the agile frequency synthesizer of the ADF7242, together with short turnaround times, facilitates the implementation of FHSS systems. The transmitter path of the ADF7242 is based on a direct closed-loop VCO modulation scheme using a low noise fractional-N RF frequency synthesizer. The automatically calibrated VCO operates at twice the fundamental frequency to reduce spurious emissions and avoid PA pulling effects. The bandwidth of the RF frequency synthesizer is automatically optimized for transmit and receive operations to achieve optimum phase noise, modulation quality, and synthesizer settling time performance. The transmitter output power is programmable from −20 dBm to +4 dBm with automatic PA ramping to meet transient spurious specifications. An integrated biasing and control circuit is available in the IC to significantly simplify the interface to external PAs. The receive path is based on a zero-IF architecture enabling very high blocking resilience and selectivity performance, which are critical performance metrics in interference dominated environments such as the 2.4 GHz band. In addition, the architecture does not suffer from any degradation of blocker rejection in the image channel, which is typically found in low IF receivers. In GFSK/FSK modes, the receiver features a high speed automatic frequency control (AFC) loop, which allows the frequency synthesizer to find and correct any frequency errors in the received packet. The IC can operate with a supply voltage between 1.8 V and 3.6 V with very low power consumption in receive and transmit modes while maintaining its excellent RF performance, making it especially suitable for battery-powered systems. The ADF7242 features a flexible dual-port RF interface that can be used with an external LNA and/or PA in addition to supporting switched antenna diversity. The ADF7242 incorporates a very low power custom 8-bit processor that supports a number of transceiver management functions. These functions are handled by the two main modules of the processor; the radio controller and the packet manager. The radio controller manages the state of the IC in various operating modes and configurations. The host MCU can use single byte commands to interface to the radio controller. The packet manager is highly flexible and supports various packet formats. In transmit mode, the packet manager can be configured to add preamble, sync, and CRC words to the payload data stored in the on-chip packet RAM. In receive mode, the packet manager can detect and generate an interrupt to the MCU upon receiving valid sync or CRC words, and store the received data payload in the packet RAM. A total of 256 bytes of transmit and receive packet RAM space is provided to decouple the over-the-air data rate from the host MCU processing speed. Thus, the ADF7242 packet manager eases the processing burden on the host MCU and saves the overall system power consumption. In addition, for applications that require data streaming, a synchronous bidirectional serial port (SPORT) provides bitlevel input/output data, and has been designed to directly interface to a wide range of DSPs, such as ADSP-21xx, SHARC®, TigerSHARC®, and Blackfin®. The SPORT interface can optionally be used for GFSK/FSK as well as IEEE 802.15.4-2006 modes. The processor also permits the download and execution of a set of firmware modules, which include IEEE 802.15.4 automatic modes, such as node address filtering, as well as unslotted CSMA/CA. Execution code for these firmware modules is available from Analog Devices, Inc. To further optimize the system power consumption, the ADF7242 features an integrated low power 32 kHz RC wake-up oscillator, which is calibrated from the 26 MHz crystal oscillator while the transceiver is active. Alternatively, an integrated 32 kHz crystal oscillator can be used as a wake-up timer for applications requiring very accurate wake-up timing. A battery backed-up RAM (BBRAM) is available on the IC where IEEE 802.15.42006 network node addresses can be retained when the IC is in the sleep state. The ADF7242 also features a very flexible interrupt controller, which provides MAC-level and PHY-level interrupts to the host MCU. The IC is equipped with a SPI interface, which allows burst-mode data transfer for high data throughput efficiency. The IC also integrates a temperature sensor with digital readback and a battery monitor. Rev. 0 | Page 4 of 108 ADF7242 ADF7242 DAC FSK DEMOD RFIO1P LNA1 8-BIT PROCESSOR ADC RFIO1N RFIO2P LNA2 ADC RFIO2N DAC DSSS DEMOD RADIO CONTROLLER AGC OCL AFC CDR PACKET MANAGER 4kB PROGRAM ROM 2kB PROGRAM RAM 256- BYTE PACKET RAM 64-BYTE BBRAM 256-BYTE MCR DIV2 DIVIDER PRE-EMPHASIS FILTER FSK MOD DSSS MOD CS SPI PABIAOP_ATB4 PAVSUP_ATB3 EXT PA INTERFACE PA RAMP BATTERY MONITOR CHARGEPUMP LOOP FILTER TEMPERATURE SENSOR PFD GAUSSIAN Tx FILTER WAKE-UP CTRL LDO2 LDO3 LDO4 RXEN_GP6 TXEN_GP5 GPIO ANALOG TEST TRCLK_CKO_GP3 TIMER UNIT SPORT 26MHz OSC LDO1 EXT LNA/PA ENABLE MOSI SCLK MISO RC CAL BIAS CREGRF1, CREGVCO CREGSYNTH CREGDIG1, RBIAS XOSC26P CREGRF2, CREGDIG2 CREGRF3 XOSC26N 32kHz RC OSC IRQ XOSC32KN_ATB2 XOSC32KP_GP7_ATB1 Figure 2. Detailed Functional Block Diagram Rev. 0 | Page 5 of 108 32kHz XTAL OSC DT_GP1 DR_GP0 IRQ1_GP4 IRQ2_TRFS_GP2 08912-011 PA SDM ADF7242 SPECIFICATIONS VDD_BAT = 1.8 V to 3.6 V, GND = 0 V, TA = TMIN to TMAX, unless otherwise noted. Typical specifications are at VDD_BAT = 3.6 V, TA = 25°C, fCHANNEL = 2450 MHz. All measurements are performed using the ADF7242 reference design, RFIO2 port, unless otherwise noted. GENERAL SPECIFICATIONS Table 1. Parameter GENERAL PARAMETERS Voltage Supply Range VDD_BAT Input Frequency Range Operating Temperature Range Data Rate GFSK/FSK Mode IEEE 802.15.4-2006 Mode Resolution Min Typ 1.8 2400 −40 50 Max Unit 3.6 2483.5 +85 V MHz °C 2000 kbps kbps bps 250 100 Test Conditions Applies to FSK modes only RF FREQUENCY SYNTHESIZER SPECIFICATIONS Table 2. Parameter CHANNEL FREQUENCY RESOLUTION PHASE ERROR VCO CALIBRATION TIME SYNTHESIZER SETTLING TIME Min Typ 10 3 Max Unit kHz Degrees 1.5 Degrees 2 Degrees 2.5 Degrees 52 μs 53 μs 80 μs 39 μs 35 μs −135 −145 70 dBc/Hz dBc/Hz dBc PHASE NOISE REFERENCE AND CLOCK-RELATED SPURIOUS Rev. 0 | Page 6 of 108 Test Conditions Applies to GFSK/FSK modes Receive mode; any data rate, IEEE 802.15.4-2006 or GFSK/FSK mode; integration bandwidth from 10 kHz to 400 kHz Transmit mode; IEEE 802.15.4-2006, 2 Mbps to 290 kbps, GFSK/FSK/GMSK/MSK mode; integration bandwidth from 10 kHz to 1800 kHz Transmit mode; 289.9 kbps to 184 kbps GFSK/FSK/GMSK/MSK mode; integration bandwidth from 10 kHz to 800 kHz Transmit mode; 183.9 kbps to 50 kbps GFSK/FSK/GMSK/MSK mode; integration bandwidth from 10 kHz to 500 kHz Applies to all modes Frequency synthesizer settled to <±5 ppm of the target frequency within this time following a VCO calibration Receive mode; any data rate, IEEE 802.15.4-2006 or GFSK/FSK mode Transmit mode; IEEE 802.15.4-2006, 2 Mbps to 289.6 kbps GFSK/FSK mode Transmit mode; 289.7 kbps to 184 kbps GFSK/FSK mode Transmit mode; 183.9 kbps to 50 kbps GFSK/FSK mode Receive mode; any data rate, IEEE 802.15.4-2006 or GFSK/FSK mode 10 MHz frequency offset ≥50 MHz frequency offset Receive mode; IEEE 802.15.4-2006 or GFSK/FSK mode; fCHANNEL = 2405 MHz, 2450 MHz, and 2480 MHz ADF7242 Parameter INTEGER BOUNDARY SPURS Min CRYSTAL OSCILLATOR Crystal Frequency Maximum Parallel Load Capacitance Minimum Parallel Load Capacitance Maximum Crystal ESR Sleep-to-Idle Wake-Up Time Typ 60 Max Unit dBc Test Conditions Receive mode; IEEE 802.15.4-2006 or GFSK/FSK mode; measured at 400 kHz offset from fCHANNEL = 2405 MHz, 2418 MHz, 2431 MHz, 2444 MHz, 2457 MHz, 2470 MHz 26 18 7 365.3 MHz pF pF Ω Parallel load resonant crystal 300 μs Guarantees maximum crystal frequency error of 0.2 ppm; 33 pF on XOSC26P and XOSC26N 15 pF load on XOSC26N and XOSC26P Unit Test Conditions TRANSMITTER SPECIFICATIONS Table 3. Parameter GENERAL TRANSMITTER SPECIFICATIONS Maximum Transmit Power Minimum Transmit Power Maximum Transmit Power (High Power Mode) Minimum Transmit Power(High Power Mode) Transmit Power Variation Transmit Power Control Resolution Optimum PA Matching Impedance Harmonics and Spurious Emissions Compliance with ETSI EN 300 440 25 MHz to 30 MHz 30 MHz to 1 GHz 47 MHz to 74 MHz, 87.5 MHz to 118 MHz, 174 MHz to 230 MHz, 470 MHz to 862 MHz Otherwise Above 1 GHz Compliance with ETSI EN 300 328 1800 MHz to 1900 MHz 5150 MHz to 5300 MHz Compliance with FCC CFR47, Part15 4.5 GHz to 5.15 GHz 7.25 GHz to 7.75 GHz TRANSMIT PATH IEEE 802.15.4-2006 MODE Transmit EVM Transmit EVM Variation Transmit PSD Mask Transmit 20 dB Bandwidth TRANSMIT PATH GFSK/FSK MODE Frequency Deviation Resolution Gaussian Filter BT Min Typ Max 3 −25 4.8 dBm dBm dBm −22 dBm 2 dB 2 43.7 + 35.2j dB Ω Transmit power = 3 dBm, fCHANNEL = 2400 MHz to 2483.5 MHz, TA = −40°C to +85°C, VDD_BAT = 1.8 V to 3.6 V Transmit power = 3dBm For maximum transmit power = 3 dBm −36 −36 −54 dBm dBm dBm Unmodulated carrier, 10 kHz RBW 1 Unmodulated carrier, 100 kHz RBW1 Unmodulated carrier, 100 kHz RBW1 −30 dBm Unmodulated carrier, 1 MHz RBW1 −47 −97 dBm dBm/Hz Unmodulated carrier −41 −41 dBm dBm 1 MHz RBW1 1 MHz RBW1 2 % 1 % −56 2252 dBm MHz Measured using Rohde & Schwarz FSU vector analyzer with Zigbee™ option fCHANNEL = 2405 MHz to 2480 MHz, TA= −40°C to +85°C, VDD_BAT = 1.8 V to 3.6 V RBW = 100 kHz; |f – fCHANNEL| > 3.5 MHz 10 0.5 kHz Refer to Power Amplifier section for details on how to enable this mode Gaussian filter available for 2000 kbps, 1000 kbps, 500 kbps, 250 kbps, 125 kbps and 62.5 kbps only Rev. 0 | Page 7 of 108 ADF7242 Parameter Transmit Modulation Phase Error Min Transmit Modulation Error Rate (MER) Transmit 20 dB Bandwidth 2 Mbps GFSK SPORT Mode 1 Mbps GFSK SPORT Mode 500 kbps GFSK SPORT Mode 250 kbps GFSK SPORT Mode 125 kbps GFSK SPORT Mode 62.5 kbps FSK SPORT Mode Transmit Adjacent Channel Power ±First Channel ±Second Channel ±First Channel ±Second Channel 1 Typ 7 Max Unit Degrees Test Conditions 2 Mbps (fDEV = ±500 kHz) GFSK SPORT mode, transmitter output power = 3 dBm 1 Mbps (fDEV = ±250 kHz) GFSK SPORT mode, transmitter output power = 3 dBm 500 kbps (fDEV = ±250 kHz) GFSK SPORT mode, transmitter output power = 3 dBm 250 kbps (fDEV = ±130 kHz) GFSK SPORT mode, transmitter output power = 3 dBm 125 kbps (fDEV = ±60 kHz) FSK SPORT mode, transmitter output power = 3 dBm 2 Mbps GFSK SPORT mode, transmitter output power = 3dBm; measured as the standard deviation from ±500 kHz frequency deviation 1 Mbps GFSK SPORT mode, transmitter output power = 3 dBm; measured as the standard deviation from ±250 kHz frequency deviation 500 kbps GFSK SPORT mode, transmitter output power = 3dBm; measured as the standard deviation from ±250 kHz frequency deviation 250 kbps GFSK SPORT mode, transmitter output power = 3 dBm; measured as the standard deviation from ±130 kHz frequency deviation 125 kbps FSK SPORT mode, transmitter output power = 3 dBm; measured as the standard deviation from ±60 kHz frequency deviation 6.5 Degrees 4.5 Degrees 6 Degrees 4 Degrees 24 dB 24 dB 24 dB 24 dB 22 dB 2520 1250 985 520 302 226 kHz kHz kHz kHz kHz kHz 2 Mbps (fDEV = ±500 kHz) GFSK SPORT mode 1 Mbps (fDEV = ±250 kHz) GFSK SPORT mode 500 kbps (fDEV = ±250 kHz) GFSK SPORT mode 250 kbps (fDEV = ±130 kHz) GFSK SPORT mode 125 kbps (fDEV = ±60 kHz) FSK SPORT mode 62.5 kbps (fDEV = ±60 kHz) FSK SPORT mode −53.5 −54.5 dBm dBm −27 −51.5 dBm dBm 2 Mbps GFSK SPORT mode, 5 MHz channel spacing 2.2 MHz channel bandwidth, transmitter output power = 3 dBm 250 kbps FSK SPORT mode, 300 kHz channel spacing 250 kHz channel bandwidth, transmitter output power = 3 dBm RBW = resolution bandwidth. RECEIVER SPECIFICATIONS Table 4. Parameter GENERAL RECEIVER SPECIFICATIONS RF Front-End LNA and Mixer IIP3 Min Typ Max Unit Test Conditions −13.6 dBm −12.6 dBm −10.5 dBm At maximum gain, fBLOCKER1 = 5 MHz, fBLOCKER2 = 10.1 MHz, PRF,IN = −35 dBm At maximum gain, fBLOCKER1 = 20 MHz, fBLOCKER2 = 40.1 MHz, PRF,IN = −35 dBm At maximum gain, fBLOCKER1 = 40 MHz, fBLOCKER2 = 80.1 MHz, PRF,IN = −35 dBm Rev. 0 | Page 8 of 108 ADF7242 Parameter RF Front-End LNA and Mixer IIP2 Min RF Front-End LNA and Mixer 1 dB Compression Point Receiver LO Level at RFIO2 Port LNA Input Impedance at RFIO1 Port LNA Input Impedance at RFIO2 Port Receive Spurious Emissions Compliant with EN 300 440 30 MHz to 1000 MHz 1 GHz to 12.75 GHz RECEIVE PATH IEEE 802.15.4-2006 MODE Sensitivity (Prf,in,min, 802154) Typ 24.7 Max −20.5 dBm Test Conditions At maximum gain, fBLOCKER1 = 5 MHz, fBLOCKER2 = 5.5 MHz, PRF,IN = −50 dBm At maximum gain −100 50.2 − 52.2j 74.3 − 10.7j dBm Ω IEEE 802.15.4 packet mode Measured in RX state Ω Measured in RX state −57 −47 Unit dBm dBm dBm −95 dBm −15 dBm 1% PER with PSDU length of 20 bytes according to the IEEE 802.15.4-2006 standard 1% PER with PSDU length of 20 bytes 55 60 63 64 dB dB dB dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB 48 61 62.5 65 65 −6 dB dB dB dB dB dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB PRF,IN = PRF,IN,MIN, 802154 + 3 dB Prf,IN = Prf,IN,MIN + 10 dB Modulated Blocker −34.2 dBm −10 MHz −30.7 dBm −20 MHz −29.7 dBm −30 MHz −25.7 dBm −60 MHz −24.2 dBm +5 MHz −33.4 dBm +10 MHz −29.9 dBm +20 MHz −28.2 dBm +30 MHz −23.7 dBm +60 MHz −29.9 dBm PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2405 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2405 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2405 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2405 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2405 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2480 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2480 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2480 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2480 MHz PRF,IN = PRF,IN,MIN, 802154 + 3 dB, measured at fCHANNEL = 2480 MHz 2252 kHz Two-sided bandwidth; cascaded analog and digital channel filtering ppm PRF,IN = PRF,IN,MIN + 3 dB Saturation Level CW Blocker Rejection ±5 MHz ±10 MHz ±20 MHz ±30 MHz Modulated Blocker Rejection ±5 MHz ±10 MHz ±15 MHz ±20 MHz ±30 MHz Co-Channel Rejection Out-of Band Blocker Rejection −5 MHz Receiver Channel Bandwidth Frequency Error Tolerance −80 +80 Rev. 0 | Page 9 of 108 ADF7242 Parameter RSSI Dynamic range Accuracy Averaging Time Minimum Sensitivity RECEIVE PATH GFSK MODE Sensitivity 1 % PER PRF,IN,MIN 2 Mbps PRF,IN,MIN 1 Mbps PRF,IN,MIN 500 kbps PRF,IN,MIN 250 kbps PRF,IN,MIN 125 kbps PRF,IN,MIN 100 kbps PRF,IN,MIN 62.5 kbps PRF,IN,MIN 50 kbps Sensitivity 0.1% BER PRF,IN,MIN 2 Mbps PRF,IN,MIN 1 Mbps PRF,IN,MIN 500 kbps PRF,IN,MIN 250 kbps PRF,IN,MIN 125 kbps PRF,IN,MIN 62.5 kbps PRF,IN,MIN 50 kbps Minimum Preamble Length Saturation Level CW Blocking Rejection (2000 kbps (fDEV = ±500 kHz) GFSK Packet Mode) ±5 MHz ±10 MHz ±20 MHz ±30 MHz Modulated Blocking Rejection (2000 kbps (fDEV = ±500 kHz) GFSK Packet Mode) ±5 MHz ±10 MHz ±20 MHz ±30 MHz CW Blocker Rejection (125 kbps (fDEV = ±60 kHz) FSK Packet Mode) ±2 MHz ±5 MHz ±12 MHz ±20 MHz ±32 MHz Min Typ Max Unit Test Conditions Measured using IEEE 802.15.4-2006 packet mode 85 ±3 128 −95 dB dB μs dBm −84.5 −87.5 −92 −92 −94 −95 −96 −96 dBm dBm dBm dBm dBm dBm dBm dBm 2000 kbps (fDEV = ±500 kHz) GFSK packet mode 1000 kbps (fDEV = ±250 kHz) GFSK packet mode 500 kbps (fDEV = ±250 kHz) GFSK packet mode 250 kbps (fDEV = ±130 kHz) GFSK packet mode 125 kbps (fDEV = ±60 kHz) FSK packet mode 100 kbps (fDEV = ±30 kHz) FSK packet mode 62.5 kbps (fDEV = ±60 kHz) FSK packet mode 50 kbps (fDEV = ±30 kHz) FSK packet mode −87.5 −90 −93 −93 −93 −96 −96 11 9 7 7 7 7 6 6 dBm dBm dBm dBm dBm dBm dBm Bytes Bytes Bytes Bytes Bytes Bytes Bytes Bytes 2000 kbps (fDEV = ±500 kHz) GFSK SPORT mode 1000 kbps (fDEV = ±250 kHz) GFSK SPORT mode 500 kbps (fDEV = ±250 kHz) GFSK SPORT mode 250 kbps (fDEV = ±130 kHz) GFSK SPORT mode 125 kbps (fDEV = ±60 kHz) FSK SPORT mode 62.5 kbps (fDEV = ±6 0kHz) FSK SPORT mode 50 kbps (fDEV = ±30 kHz) FSK SPORT mode 2000 kbps (fDEV = ±50 0kHz) GFSK packet mode 1000 kbps (fDEV = ±-250 kHz) GFSK packet mode 500 kbps (fDEV = ±250 kHz) GFSK packet mode 250 kbps (fDEV = ±-130 kHz) GFSK packet mode 125 kbps (fDEV = ±60 kHz) FSK packet mode 100 kbps (fDEV = ±-30 kHz) FSK packet mode 62.5 kbps (fDEV = ±-60 kHz) FSK packet mode 50 kbps (fDEV = ±30 kHz) FSK packet mode −15 dBm All GFSK/FSK modes, packet and SPORT modes, 1% PER and 0.1% BER PRF,IN = PRF,IN,MIN, 2 Mbps + 3 dB 51 56 56.5 60.5 dB dB dB dB PRF,IN = PRF,IN,MIN, 2 Mbps + 3 dB 48 53 58 60 dB dB dB dB PRF,IN = PRF,IN,MIN, 125 kbps + 3 dB 54.5 62 64 69 70.5 dB dB dB dB dB Rev. 0 | Page 10 of 108 ADF7242 Parameter Modulated Blocking Rejection (2000 kbps (fDEV = ±500 kHz) GFSK Packet Mode) ±2 MHz ±5 MHz ±12 MHz ±20 MHz ±32 MHz Co-Channel Rejection Min Receiver Channel Bandwidth Minimum Channel 3 dB Bandwidth Analog Filter Analog and Digital Filter Cascade Maximum Channel 3 dB Bandwidth Frequency Error Tolerance, 2000 kbps (fDEV = ±500 kHz) GFSK Packet Mode AFC Off AFC On Frequency Error Tolerance, 500 kbps (fDEV = ±250 kHz) FSK Packet Mode AFC Off AFC On RSSI, 2000 kbps (fDEV = ±500 kHz) GFSK Mode Accuracy Minimum Sensitivity, Packet Mode Minimum Sensitivity, SPORT Mode RSSI, 500 kbps (fDEV = ±250 kHz) GFSK Mode Accuracy Minimum Sensitivity, Packet Mode Minimum Sensitivity, SPORT Mode Typ Max Unit Test Conditions PRF,IN = PRF,IN,MIN, 125 kbps + 3 dB 52.5 60 64.5 68.5 71 −13 dB dB dB dB dB dB −9 dB 1110 520 2252 kHz kHz kHz Two-sided bandwidth Two-sided bandwidth Two-sided bandwidth ±55 ±165 kHz kHz AFC pull-in range = ±80 kHz ±90 ±190 kHz kHz AFC pull-in range = ±80 kHz ±3 −84.5 −87.5 dBm dBm dBm SPORT mode with no preamble or SWD detection ±3 −92 −93 dBm dBm dBm SPORT mode with no preamble or SWD detection Max Unit Test Conditions 32.768 1 kHz % After calibration After calibration at 25°C 0.14 4 1 %/°C %/V ms 32.768 319.8 2000 kHz kΩ ms 2000 kbps (fDEV = ±500 kHz) GFSK packet mode, PRF,IN = PRF,IN,MIN, 2 Mbps + 10 dB, modulated blocker 250 kbps (fDEV = ±130 kHz) GFSK packet mode, PRF,IN = PRF,IN,MIN, 250 kbps + 10 dB, modulated blocker AUXILIARY SPECIFICATIONS Table 5. Parameter 32 kHz RC OSCILLATOR Frequency Frequency Accuracy Frequency Drift Temperature Coefficient Voltage Coefficient Calibration Time 32 kHz CRYSTAL OSCILLATOR Frequency Maximum ESR Start-Up Time WAKE-UP TIMER Prescaler Tick Period Wake-Up Period Min 0.0305 61 × 10−6 Typ 20,000 1.31 × 105 Rev. 0 | Page 11 of 108 ms sec 10 pF on XOSC32KP and XOSC32KN 12.5pF load capacitors on XOSC32KP and XOSC32KN ADF7242 Parameter TEMPERATURE SENSOR Range Resolution Accuracy Min Typ −40 Max Unit +85 °C °C °C 4.7 ±6.4 BATTERY MONITOR Trigger Voltage Trigger Voltage Step Size Start-Up Time Current Consumption EXTERNAL PA INTERFACE RON, PAVSUP_ATB3 to VDD_BAT ROFF, PAVSUP_ATB3 to GND ROFF, PABIASOP_ATB4 to GND PABIASOP_ATB4 Source Current, Maximum PABIASOP_ATB4 Sink Current, Minimum PABIASOP_ATB4 Current Control Resolution PABIASOP_ATB4 Compliance Voltage PABIASOP_ATB4 Compliance Voltage Servo Loop Bias Current Servo Loop Bias Current Control Step 1.7 62 5 30 3.6 V mV μs μA 5 10 10 80 −80 6 150 3.45 22 0.349 Ω MΩ MΩ μA μA Bits mV V mA mA Test Conditions Average of 1000 ADC readbacks, after using linear fitting, with correction at known temperature extpa_bias_mode = 0, 1, 2, 5, 6 extpa_bias_mode = 3, 4, power-down extpa_bias_mode = 0, power-down expta_bias_mode = 1, 3 extpa_bias_mode = 2, 4 extpa_bias_mode = 1, 2, 3, 4, 5 extpa_bias_mode = 2, 4 extpa_bias_mode = 1, 3 extpa_bias_mode = 5, 6 extpa_bias_mode = 5, 6 CURRENT CONSUMPTION SPECIFICATIONS Table 6. Parameter CURRENT CONSUMPTION TX Mode Current Consumption −20 dBm −10 dBm 0 dBm +3 dBm +4 dBm Idle Mode PHY_RDY Mode RX Mode Current Consumption MEAS State SLEEP_BBRAM SLEEP_BBRAM_RCO SLEEP_BBRAM_XTO Min Typ Max Unit Test Conditions 16.5 17.4 19.6 21.5 25 1.8 10 19 3 0.3 1 mA mA mA mA mA mA mA mA mA μA μA IEEE 802.15.4-2006 continuous packet transmission mode IEEE 802.15.4-2006 continuous packet transmission mode IEEE 802.15.4-2006 continuous packet transmission mode IEEE 802.15.4-2006 continuous packet transmission mode IEEE 802.15.4-2006 continuous packet transmission mode XTO26M + digital active 1.7 μA Rev. 0 | Page 12 of 108 IEEE 802.15.4-2006 packet mode BBRAM contents retained 32 kHz RC oscillator running, some BBRAM contents retained, wake-up time enabled 32 kHz crystal oscillator running, some BBRAM contents retained, wake-up time enabled ADF7242 TIMING AND DIGITAL SPECIFICATIONS Table 7. Logic Levels Parameter LOGIC INPUTS Input High Voltage, VINH Input Low Voltage, VINL Input Current, IINH/IINL Input Capacitance, CIN LOGIC OUTPUTS Output High Voltage, VOH Output Low Voltage, VOL Output Rise/Fall Output Load Min Typ Max 0.7 × VDD_BAT 0.2 × VDD ±1 10 VDD_BAT − 0.4 0.4 5 7 Unit Test Conditions V V μA pF V V ns pF IOH = 500 μA IOL = 500 μA Table 8. GPIOs Parameter GPIO OUTPUTS Output Drive Level Output Drive Level Min Typ 5 5 Max Unit Test Conditions mA mA All GPIOs in logic high state All GPIOs in logic low state Table 9. SPI Interface Timing Parameter t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 t13 t14 t15, t16 Min Typ Max 15 40 40 40 80 10 5 5 40 10 270 300 2 400 20 20 Unit ns ns ns ns ns ns ns ns ns ns ns μs ns ns ms Description CS falling edge to MISO setup time (TRX active) CS to SCLK setup time SCLK high time SCLK low time SCLK period SCLK falling edge to MISO delay MOSI to SCLK rising edge setup time MOSI to SCLK rising edge hold time SCLK to CS hold time CS high to SCLK wait time CS high time CS low to MISO high wake-up time, 26 MHz crystal with 10 pF load capacitance, TA = 25°C SCLK rise time SCLK fall time CS high time on wake-up after RC_RESET or RC_SLEEP command (see Figure 5 and Figure 70) 26 MHz crystal with 10 pF load Rev. 0 | Page 13 of 108 ADF7242 Table 10. IEEE 802.15.4 State Transition Timing Parameter Idle to PHY_RDY State PHY_RDY to Idle State PHY_RDY or TX to RX State (Different Channel) PHY_RDY or RX to TX State (Different Channel) PHY_RDY or TX to RX State (Same Channel) RX or PHY_RDY to TX State (Same Channel) RX Channel Change TX Channel Change TX to PHY_RDY State PHY_RDY to CCA State CCA to PHY_RDY State RX to Idle State TX to Idle State Idle to MEAS State MEAS to Idle State CCA to Idle State RX to CCA State CCA to RX State Min Typ 142 13.5 192 192 140 140 192 192 23 192 14.5 5.5 30.5 19 6 14.5 18 205 Max Typ 180 13.5 Max Unit μs μs μs μs μs μs μs μs μs μs μs μs μs μs μs μs μs μs Test Conditions VCO calibration performed VCO calibration performed VCO calibration skipped VCO calibration skipped VCO calibration performed VCO calibration performed Table 11. GFSK/FSK State Transition Timing Parameter Idle to PHY_RDY State PHY_RDY to Idle State PHY_RDY or TX to RX State (Different Channel) PHY_RDY or RX to TX State (Different Channel) PHY_RDY or RX to TX State (Different Channel) 192 664 Unit μs μs μs μs μs PHY_RDY or TX to RX State (Same Channel) RX or PHY_RDY to TX State (Same Channel) RX or PHY_RDY to TX State (Same Channel) 612 140 664 μs μs μs RX Channel Change TX Channel Change TX Channel Change 664 192 664 μs μs μs TX to PHY_RDY State PHY_RDY to CCA State CCA to PHY_RDY State RX to Idle State TX to Idle State Idle to MEAS State MEAS to Idle State CCA to Idle State RX to CCA State CCA to RX State 23 192 14.5 18.5 30.5 19 6 14.5 18 205 μs μs μs μs μs μs μs μs μs μs 1 Min 664 mac_delay_ext setting applies to both RX and TX states. The default setting is 0 μs. Rev. 0 | Page 14 of 108 Test Conditions VCO calibration performed VCO calibration performed VCO calibration performed, mac_delay_ext1= 472 μs VCO calibration skipped VCO calibration skipped VCO calibration performed, mac_delay_ext 1 = 472 μs VCO calibration performed VCO calibration performed VCO calibration performed, mac_delay_ext1 = 472 μs ADF7242 Table 12. Timing IEEE 802.15.4-2006 SPORT Mode Parameter t21 t22 t23 t24 Min 18 Typ Max Unit μs μs μs μs Test Conditions/Comments SFD detect to TRCLK_CLKO_GP3 (data bit clock) active delay TRCLK_CKO_GP3 bit period DR_GP0 to TRCLK_CKO_GP3 falling edge setup time TRCLK_CKO_GP3 symbol burst period Max 150 Unit μs μs 150 μs Test Conditions/Comments Time from frame received to rx_pkt_rcvd interrupt generation Time allowed, from issuing a RC_TX command, to update Register delaycfg2, Bit mac_delay_ext (0x10B[7:0]) Time allowed, from issuing a RC_TX command, to cancel the RC_TX command IEEE 802.15.4 mode as defined by the standard GFSK/FSK mode as required by state transition timing 2 0.51 16 Table 13. MAC Timing Parameter t26 t27 Min Typ 38 t28 tRX_MAC_DELAY 192 μs μs 664 Table 14. Timing GFSK SPORT Mode Parameter t29 t30 t31 t32 t33 t34 t35 t36 t37 t38 t39 t40 t41 t42 Min Typ 14 Max Unit μs ns ns tSYM/2 − 30 tSYM/2 − 30 tSYM 20 20 1.3 ns ns μs μs μs ns μs μs us μs 6.2 14 10 tSYM/2 − 60 Sync_word_length × tSYM tSYM/2 5 × tSYM Sync_word_length × tSYM 105 Test Conditions/Comments RC_PHY_RDY to TRCLK_CKO_GP3 (data clock) off DR_GP0 to TRCLK_CKO_GP3 active edge hold time DR_GP0 to TRCLK_CKO_GP3 active edge setup time TRCLK_CLKO_GP3 clock period DT_GP1 to TRCLK_CKO_GP3 sampling edge setup time DT_GP1 to TRCLK_CKO_GP3 sampling edge hold time PA nominal power to TRCLK_CKO_GP3 activity/entry into TX state RC_PHY_RDY to TRCLK_CLKO_GP3 off RC_PHY_RDY to PA power shutdown IRQ2_TRFS_GP2 rising edge to TRCLK_CKO_GP3 active edge delay DR_GP0 activity to end of sync word delay Sync word detect to IRQ2_TRFS_GP2 high TRCLK_CKO_GP3 active to valid data RC_RX command to TRCLK_CKO_GP3 activity delay (calibrations performed) TIMING DIAGRAMS SPI Interface Timing Diagram CS t11 t2 t3 t4 t5 t9 t10 SCLK t1 t6 BIT 7 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 BIT 7 2 1 0 7 BIT 0 X BIT 7 t8 t7 MOSI BIT 6 7 6 5 4 3 Figure 3. SPI Interface Timing Additional description and timing diagrams are available in the Serial Peripheral interface section. Rev. 0 | Page 15 of 108 7 08912-002 MISO ADF7242 Sleep-to-Idle SPI Timing CS t9 7 t12 5 4 3 2 1 0 t6 t1 MISO 6 08912-003 SCLK X Figure 4. Sleep-to-Idle State Timing t16 CS IDLE, PHY_RDY, RX DEVICE STATUS SLEEP IDLE 08912-064 RC_RESET OR RC_SLEEP SPI COMMAND TO ADF7242 Figure 5. Wake-Up After an RC_RESET or RC_SLEEP Command MAC Delay Timing Diagram PACKET TRANSMITTED PACKET RECEIVED RC_STATUS FRAME IN TX_BUFFER VALID IEEE802.15.4-2006 FRAME RX TX PHY_RDY tx_mac_delay + mac_delay_ext t26 t27,t28 REGISTER irq_src0, FIELD rc_ready 08912-016 REGISTER irq_src1, FIELD rx_pkt_rcvd REGISTER irq_src1, FIELD tx_pkt_sent Figure 6. IEEE 802.15.4 MAC Timing Rev. 0 | Page 16 of 108 ADF7242 IEEE 802.15.4 RX SPORT Mode Timing Diagrams Table 15. IEEE 802.15.4 RX SPORT Modes Configurations Register rc_cfg, Field rc_mode (0x13E[7:0]) 2 0 COMMAND RC_STATUS Register gp_cfg, Field gpio_config (0x32C[7:0]) 1 7 Functionality Bit clock and data available (see Figure 7) Symbol clock and data available (see Figure 8) RC_RX RC_PHY_RDY PREVIOUS STATE RX PHY_RDY t29 tRX_MAC_DELAY PREAMBLE SFD PHR PSDU t21 t21 TRCLK_CKO_GP3 t24 ..... DR_GP0 DATA INVALID TRCLK_CKO_GP3 ..... ..... ..... DR_GP0 ..... 08912-004 t23 t22 Figure 7. IEEE 802.15.4 RX SPORT Mode: Bit Clock and Data Available COMMAND RC_STATUS RC_RX RC_PHY_RDY PREVIOUS STATE RX PHY_RDY t29 tRX_MAC_DELAY PREAMBLE SFD PHR t21 PSDU t26 t21 TRCLK_CKO_GP3 GP6, GP5, GP1, GP01 SYMBOL [3:0] [3:0] [3:0] [3:0] [3:0] [3:0] [3:0] [3:0] 1GP6 08912-009 = RXEN_GP6 GP5 = TXEN_GP5 GP1 = DT_GP1 GP0 = DR_GP0 Figure 8. IEEE 802.15.4 RX SPORT Mode: Symbol Clock Output Rev. 0 | Page 17 of 108 ADF7242 IEEE 802.15.4 TX SPORT MODE TIMING DIAGRAMS Table 16. IEE 802.15.4 TX SPORT Mode Configurations Register rc_cfg, Field rc_mode (0x13E[7:0]) 3 Register gp_cfg, Field gpio_config (0x32C[7:0]) 1 or 4 Functionality Transmission starts after PA ramp up (see Figure 9) gpio_config = 1: data clocked in on rising edge of clock gpio_config = 4: data clocked in on falling edge of clock RC_TX RC STATE RC_PHY_RDY PHY_RDY TX PHY_RDY t37 PA POWER t35 PACKET COMPONENT PREAMBLE SFD PHR PSDU t36 TRCLK_CKO_GP3 ..... PACKET DATA DT_GP1 ..... REGISTER gp_cfg, FIELD gpio_config = 4 DATA CLOCKED IN ON FALLING EDGE REGISTER gp_cfg, FIELD gpio_config = 1 DATA CLOCKED IN ON RISING EDGE t32 TRCLK_CKO_GP3 TRCLK_CKO_GP3 DT_GP1 SAMPLE DT_GP1 SAMPLE DT_GP1 DT_GP1 t33 t34 t33 t34 08912-122 t32 Figure 9. IEEE 802.15.4-2006 TX SPORT Mode Refer to the SPORT Interface section for further details. GFSK/FSK RX SPORT MODE TIMING DIAGRAMS Table 17. GFSK/FSK RX SPORT Mode Configurations Register rc_cfg, Field rc_mode (0x13E[7:0]) 3 Register gp_cfg, Field gpio_config (0x32C[7:0]) 1 or 4 3 2 or 5 3 3 or 6 Functionality TRCLK and data pins active in RX, without gating by frame detection (see Figure 10) gpio_config = 1: data clocked out on falling edge/rising edge gpio_config = 4: data clocked out on rising edge/rising edge TRCLK and Data pins activity gated by preamble detection (see Figure 11) gpio_config = 2: data clocked out on falling edge/rising edge gpio_config = 5: data clocked out on rising edge/rising edge TRCLK and data pins activity gated by synchronization word detection (see Figure 12) gpio_config = 3: data clocked out on falling edge/rising edge gpio_config = 6: data clocked out on rising edge/rising edge Rev. 0 | Page 18 of 108 ADF7242 RC_RX COMMAND RC_STATUS RC_PHY_RDY PREVIOUS STATE RX PHY_RDY tRX_MAC_DELAY t29 t42 PACKET COMPONENT SYNC WORD PREAMBLE POSTAMBLE PAYLOAD IRQ2_TRFS_GP2 TRCLK_CKO_GP3 ..... PACKET DATA DR_GP0 ..... DATA INVALID REGISTER gp_cfg, FIELD gpio_config = 1 DATA CLOCKED OUT ON FALLING EDGE REGISTER gp_cfg, FIELD gpio_config = 4 DATA CLOCKED OUT ON RISING EDGE IRQ2_TRFS_GP2 IRQ2_TRFS_GP2 t32 t32 TRCLK_CKO_GP3 TRCLK_CKO_GP3 t31 t31 t30 t30 DR_GP0 08912-005 DR_GP0 Figure 10. GFSK/FSK RX SPORT Mode: CLK and Data Pins Active in RX, Without Gating by Frame Detection RC_RX COMMAND RC_STATUS RC_PHY_RDY PREVIOUS STATE RX PHY_RDY tRX_MAC_DELAY t29 PACKET COMPONENT PREAMBLE SYNC WORD POSTAMBLE PAYLOAD t40 IRQ2_TRFS_GP2 t41 TRCLK_CKO_GP3 ..... t39 PACKET DATA DR_GP0 ..... DATA INVALID REGISTER gp_cfg, FIELD gpio_config = 2 DATA CLOCKED OUT ON FALLING EDGE IRQ2_TRFS_GP2 REGISTER gp_cfg, FIELD gpio_config = 5 DATA CLOCKED OUT ON RISING EDGE IRQ2_TRFS_GP2 t38 t32 t38 TRCLK_CKO_GP3 t32 TRCLK_CKO_GP3 t31 DR_GP0 t30 DR_GP0 Figure 11. GFSK/FSK RX SPORT Mode: SCLK and Data Pin Activity Gated By Preamble Detection Rev. 0 | Page 19 of 108 t30 08912-006 t31 ADF7242 COMMAND RC_STATUS RC_RX RC_PHY_RDY PREVIOUS STATE RX PHY_RDY tRX_MAC_DELAY t29 PACKET COMPONENT PREAMBLE SYNC WORD POSTAMBLE PAYLOAD IRQ2_TRFS_GP2 t40 TRCLK_CKO_GP3 ..... t39 PACKET DATA DR_GP0 ..... DATA INVALID REGISTER gp_cfg, FIELD gpio_config = 3 DATA CLOCKED OUT ON FALLING EDGE IRQ2_TRFS_GP2 REGISTER gp_cfg, FIELD gpio_config = 6 DATA CLOCKED OUT ON RISING EDGE IRQ2_TRFS_GP2 t38 t38 t32 TRCLK_CKO_GP3 t32 TRCLK_CKO_GP3 t30 DR_GP0 DR_GP0 t30 Figure 12. GFSK/FSK RX SPORT Mode: SCLK and Data Pins Activity Gated By Synchronization Word Detection GFSK/FSK TX SPORT Mode Timing Diagrams Table 18. GFSK/FSK TX SPORT Mode Configurations Register rc_cfg, Field rc_mode (0x13E[7:0]) 3 Register gp_cfg, Field gpio_config (0x32C[7:0]) 1 or 4 Functionality Transmission starts after PA ramp up (see Figure 13) gpio_config = 1: data clocked in on rising edge of clock gpio_config = 4: data clocked in on falling edge of clock Rev. 0 | Page 20 of 108 08912-007 t31 t31 ADF7242 RC_TX RC STATE RC_PHY_RDY PHY_RDY TX PHY_RDY t37 PA POWER t35 PACKET COMPONENT PREAMBLE SYNC WORD POSTAMBLE PSDU t36 TRCLK_CKO_GP3 ..... PACKET DATA DT_GP1 ..... REGISTER gp_cfg, FIELD gpio_config = 4 DATA CLOCKED IN ON FALLING EDGE REGISTER gp_cfg, FIELD gpio_config = 1 DATA CLOCKED IN ON RISING EDGE t32 TRCLK_CKO_GP3 TRCLK_CKO_GP3 DT_GP1 SAMPLE DT_GP1 SAMPLE DT_GP1 DT_GP1 t33 t34 Figure 13. GFSK/FSK TX SPORT Mode Refer to the SPORT Interface section for further details. Rev. 0 | Page 21 of 108 t33 t34 08912-123 t32 ADF7242 ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. The exposed paddle of the LFCSP package should be connected to ground. Table 19. Parameter VDD_BAT to GND Operating Temperature Range Industrial Storage Temperature Range Maximum Junction Temperature LFCSP θJA Thermal Impedance Reflow Soldering Peak Temperature Time at Peak Temperature Rating −0.3 V to +3.9 V This device is a high performance RF integrated circuit with an ESD rating of <2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly. −40°C to +85°C −65°C to +125°C 150°C 26°C/W ESD CAUTION 260°C 40 sec Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Rev. 0 | Page 22 of 108 ADF7242 32 31 30 29 28 27 26 25 PABIAOP_ATB4 PAVSUP_ATB3 VDD_BAT XOSC32KN_ATB2 XOSC32KP_GP7_ATB1 CREGDIG1 RXEN_GP6 TXEN_GP5 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 2 3 4 5 6 7 8 ADF7242 TOP VIEW (Not to Scale) 24 23 22 21 20 19 18 17 CS MOSI SCLK MISO IRQ1_GP4 TRCLK_CKO_GP3 IRQ2_TRFS_GP2 DT_GP1 NOTES 1. THE EXPOSED PADDLE MUST BE CONNECTED TO GROUND. 08912-010 CREGVCO VCOGUARD CREGSYNTH XOSC26P XOSC26N DGUARD CREGDIG2 DR_GP0 9 10 11 12 13 14 15 16 CREGRF1 RBIAS CREGRF2 RFIO1P RFIO1N RFIO2P RFIO2N CREGRF3 Figure 14. Pin Configuration Table 20. Pin Function Descriptions Pin No. 1 Mnemonic CREGRF1 2 3 4 5 6 7 8 9 10 11 12 RBIAS CREGRF2 RFIO1P RFIO1N RFIO2P RFIO2N CREGRF3 CREGVCO VCOGUARD CREGSYNTH XOSC26P 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 XOSC26N DGUARD CREGDIG2 DR_GP0 DT_GP1 IRQ2_TRFS_GP2 TRCLK_CKO_GP3 IRQ1_GP4 MISO SCLK MOSI CS TXEN_GP5 RXEN_GP6 CREGDIG1 XOSC32KP_GP7_ATB1 Description Regulated Supply Terminal for RF Section. Connect a 220 nF decoupling capacitor from this pin to GND. Bias Resistor 27 kΩ to Ground. Regulated Supply for RF Section. Connect a 100 pF decoupling capacitor to ground. Differential RF Input Port 1 (Positive Terminal). A 10 nF coupling capacitor is required. Differential RF Input Port 1 (Negative Terminal). A 10 nF coupling capacitor is required. Differential RF Input/Output Port 2 (Positive Terminal). A 10 nF coupling capacitor required. Differential RF Input/Output Port 2 (Negative Terminal). A 10 nF coupling capacitor required. Regulated Supply for RF Section. Connect a 100 pF decoupling capacitor from this pin to GND. Regulated Supply for VCO Section. Connect a 220 nF decoupling capacitor from this pin to GND. Guard Trench for VCO Section. Connect to Pin 9 (CREGVCO). Regulated Supply for PLL Section. Connect a 220 nF decoupling capacitor from this pin to GND. Terminal 1 of External Crystal and Loading Capacitor. This pin is no connect (NC) when an external oscillator is used. Terminal 2 of External Crystal and Loading Capacitor. Input for external oscillator. Guard Trench for Digital Section. Connect to Pin 15 (CREGDIG2). Regulated Supply for Digital Section. Connect a 220 nF decoupling capacitor to ground. SPORT Receive Data Output/General-Purpose IO Port. SPORT Transmit Data Input/General-Purpose IO Port. Interrupt Request Output 2/Symbol Clock IEEE 802.15.4-2006 Mode/General-Purpose IO Port. SPORT Clock Output/General-Purpose IO Port. Interrupt Request Output1/General-Purpose IO Port. SPI Interface Serial Data Output. SPI Interface Data Clock Input. SPI Interface Serial Data Input. SPI Interface Chip Select Input (and Wake-Up Signal). External PA Enable Signal/General-Purpose IO Port. External LNA Enable Signal/General-Purpose IO Port. Regulated Supply for Digital Section. Connect a 1 nF decoupling capacitor from this pin to ground. Terminal 1 of 32 kHz Crystal Oscillator/General-Purpose IO Port/Analog Test Bus 1. Rev. 0 | Page 23 of 108 ADF7242 Pin No. 29 30 31 32 33 (EPAD) Mnemonic XOSC32KN_ATB2 VDD_BAT PAVSUP_ATB3 PABIAOP_ATB4 GND Description Terminal 2 of 32 kHz Crystal Oscillator/Analog Test Bus 2. Unregulated Supply Input from Battery. External PA Supply Terminal/Analog Test Bus 3. External PA Bias Voltage Output/Analog Test Bus 4. Common Ground Terminal. The exposed paddle must be connected to ground. Rev. 0 | Page 24 of 108 ADF7242 TYPICAL PERFORMANCE CHARACTERISTICS 80 2.0 2.405GHz, 1.8V, +25°C 2.48GHz, 1.8V, +25°C 2.405GHz, 3.6V, +25°C 2.48GHz, 3.6V, +25°C 2.405GHz, 1.8V, –40°C 2.48GHz, 1.8V, –40°C 2.405GHz, 3.6V, –40°C 2.48GHz, 3.6V, –40°C 2.405GHz, 1.8V, +85°C 2.48GHz, 1.8V, +85°C 2.405GHz, 3.6V, +85°C 2.48GHz, 3.6V, +85°C 1.2 1.0 0.8 60 0.6 –93 –80 –70 –60 –50 –40 RF INPUT POWER LEVEL (dBm) –30 –20 80 1.4 70 1.2 1.0 0.8 0.6 0.4 0.2 60 50 40 30 20 10 0 VDD_BAT = 3.6V TEMPERATURE = 25°C –10 –96.5 –95 –80 –70 –60 –50 –40 RF INPUT POWER LEVEL (dBm) –30 –20 –20 –110 –90 08912-046 –90 Figure 16. IEEE 802.15.4-2006 Packet Mode PER vs. RF Input Power Level vs. Temperature and VDD_BAT, fCHANNEL = 2.45 GHz, RFIO2 –70 –50 –30 –10 10 50 70 BLOCKER FREQUENCY OFFSET (MHz) 90 110 08912-049 PACKET ERROR RATE (%) 1.6 +25°C +25°C –40°C –40°C +85°C +85°C BLOCKER REJECTION LEVEL (dB) 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 1.8 Figure 19. IEEE 802.15.4-2006 Packet Mode Wide-Band Blocker Rejection, CW Blocker, PWANTED = −95 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 80 2.0 1.4 1.2 1.0 0.8 0.6 0.4 0.2 –98 –96 –96 +25°C +25°C +25°C +25°C +25°C +25°C –40°C –40°C –40°C –40°C –40°C –40°C +85°C +85°C +85°C +85°C +85°C +85°C –94 –92 –90 –88 –86 –84 –82 –93 RF INPUT POWER LEVEL (dBm) 70 BLOCKER REJECTION LEVEL (dB) 1.6 1.8V, 1.8V, 1.8V, 3.6V, 3.6V, 3.6V, 1.8V, 1.8V, 1.8V, 3.6V, 3.6V, 3.6V, 1.8V, 1.8V, 1.8V, 3.6V, 3.6V, 3.6V, 60 50 40 30 20 10 0 VDD_BAT = 3.6V TEMPERATURE = 25°C –10 –80 –20 –20 08912-047 2.405GHz, 2.450GHz, 2.475GHz, 2.405GHz, 2.450GHz, 2.475GHz, 2.405GHz, 2.450GHz, 2.475GHz, 2.405GHz, 2.450GHz, 2.475GHz, 2.405GHz, 2.450GHz, 2.475GHz, 2.405GHz, 2.450GHz, 2.475GHz, 1.8 PACKET ERROR RATE (%) +25°C +25°C –40°C –40°C +85°C +85°C Figure 18. IEEE 802.15.4-2006 Packet Mode Blocker Rejection vs. Temperature and VDD_BAT, Modulated Blocker, PWANTED = −85 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 2.0 0 –100 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 20 –10 –45 –40 –35 –30 –25 –20 –15 –10 –5 0 5 10 15 20 25 30 BLOCKER FREQUENCY OFFSET (MHz) 08912-095 –90 Figure 15. IEEE 802.15.4-2006 Packet Mode Sensitivity vs. Temperature and VDD_BAT, fCHANNEL = 2.405 GHz, 2.45 GHz, 2.48 GHz, RFIO2 0 –100 30 0 0.2 –96 40 10 0.4 0 –100 50 08912-048 1.4 Figure 17. IEEE 802.15.4 Packet Mode Sensitivity vs. Temperature and VDD_BAT, fCHANNEL = 2.405 GHz, 2.45 GHz, 2.475 GHz, RFIO1 –16 –12 –8 –4 0 4 8 12 BLOCKER FREQUENCY OFFSET (MHz) 16 20 08912-050 PACKET ERROR RATE (%) 1.6 70 REJECTION LEVEL (dB) 1.8 Figure 20. IEEE 802.15.4 Packet Mode Narrow-Band Blocker Rejection, CW Blocker, PWANTED = −95 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 Rev. 0 | Page 25 of 108 ADF7242 6 80 4 3 50 2 RSSI ERROR (dB) 60 40 30 10 0 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, +25°C +25°C –40°C –40°C +85°C +85°C MAX 1.8V, –40°C MIN 1.8V, –40°C MAX 3.6V, –40°C MIN 3.6V, –40°C 1 0 –1 –2 –3 MAX 1.8V, +85°C MIN 1.8V, +85°C MAX 3.6V, +85°C MIN 3.6V, +85°C –4 –5 –10 –45 –40 –35 –30 –25 –20 –15 –10 –5 0 5 10 15 20 25 30 BLOCKER FREQUENCY OFFSET (MHz) –6 –95 –90 –85 –80 –75 –70 –65 –60 –55 –50 –45 –40 –35 –30 –25 –20 RF INPUT LEVEL (dBm) Figure 21. IEEE 802.15.4 Packet Mode Wide-Band Blocker Rejection vs. Temperature and VDD_BAT, Modulated Blocker, PWANTED = −95 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 08912-112 20 08912-099 BLOCKER REJECTION LEVEL (dB) MAX 1.8V, +25°C MIN 1.8V, +25°C MAX 3.6V, +25°C MIN 3.6V, +25°C 5 70 Figure 24. IEEE 802.15.4 Packet Mode RSSI Error vs. RF Input Power Level vs. Temperature and VDD_BAT, fCHANNEL = 2.45 GHz, RFIO2 80 275 250 70 225 SQI READBACK VALUE 50 40 30 10 0 –10 –20 1.8V, +25°C 3.6V, +25°C 1.8V, –40°C 3.6V, –40°C 1.8V, +85°C 3.6V, +85°C –16 –12 –8 –4 0 4 8 12 INTERFERER FREQUENCY OFFSET (MHz) 150 125 MAX 1.8V, MAX 3.6V, MAX 1.8V, MAX 3.6V, MAX 1.8V, MAX 3.6V, 100 75 +25°C +25°C –40°C –40°C +85°C +85°C MIN 1.8V, MIN 3.6V, MIN 1.8V, MIN 3.6V, MIN 1.8V, MIN 3.6V, +25°C +25°C –40°C –40°C +85°C +85°C 25 16 20 0 –100 –95 –90 –85 –80 –75 –70 –65 –60 –55 –50 –45 –40 –35 –30 –25 –20 RF INPUT LEVEL (dBm) Figure 25. IEEE 802.15.4 Packet Mode SQI vs. RF Input Power Level vs. Temperature and VDD_BAT, fCHANNEL = 2.45 GHz, RFIO2 110 –20 THRESHOLD = CHANNEL 2.405GHz CHANNEL 2.48GHz 100 90 CCA DETECTION RATE (%) BLOCKER REJECTION LEVEL (dBm) 175 50 Figure 22. IEEE 802.15.4 Packet Mode Narrow-Band Blocker Rejection vs. Temperature and VDD_BAT, Modulated Blocker, PWANTED = −95 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 –22 200 08912-113 20 08912-100 REJECTION LEVEL (dB) 60 –24 –26 –28 –30 –32 –80 dBm –70 dBm –60 dBm –50 dBm –40 dBm –30 dBm –20 dBm 80 70 60 –90 dBm 50 40 30 20 –34 90 110 Figure 23. IEEE 802.15.4 Packet Mode Out-of-Band Blocker Rejection, CW Blocker, PWANTED = −95 dBm + 3 dB, fCHANNEL = 2.405 GHz and 2.48 GHz, RFIO2, VDD_BAT = 3.6 V, Temperature = 25°C 0 –90 –85 –80 –75 –70 –65 –60 –55 –50 –45 –40 –35 –30 –25 –20 –15 RF INPUT POWER LEVEL (dBm) 08912-114 –70 –50 –30 –10 10 30 50 70 BLOCKER FREQUENCY OFFSET (MHz) 08912-101 10 –36 –110 –90 Figure 26. IEEE 802.15.4-2006 CCA Operation vs. RSSI Threshold, fCHANNEL = 2.45 GHz, VDD_BAT = 3.6 V, Temperature = 25°C, RFIO2 Port Rev. 0 | Page 26 of 108 ADF7242 1.8 PACKET ERROR RATE (%) 1.6 1.4 +25°C +25°C –40°C –40°C +85°C +85°C 1% PER SENSITIVITY (dBm) 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.2 1.0 0.8 0.6 0.4 0 –90 –85 –80 –83 –70 –60 –50 –40 RF INPUT POWER LEVEL (dBm) –30 –20 08912-051 0.2 Figure 27. PER vs. RF Input Power Level vs. Temperature and VDD_BAT, 2 Mbps GFSK (fDEV = ±500 kHz) Mode, fCHANNEL = 2.45 GHz, RFIO2 1.4 1000 500 250 125 100 DATA RATE (kbps) 62.5 50 Figure 30. 1% PER sensitivity vs. Data Rate, fCHANNEL = 2.45 GHz, RFIO2 0 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, +25°C +25°C –40°C –40°C +85°C +85°C 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, –1 –2 +25°C +25°C –40°C –40°C +85°C +85°C –3 1.2 Log BER PACKET ERROR RATE (%) 1.6 VDD_BAT = 3.6V TEMPERATURE = 25°C 2000 2.0 1.8 –78 –79 –80 –81 –82 –83 –84 –85 –86 –87 –88 –89 –90 –91 –92 –93 –94 –95 –96 –97 08912-054 2.0 1.0 0.8 –4 –5 0.6 –6 0.4 –30 –20 –8 –100 08912-052 0 –90 –80 –70 –60 –50 –40 –92.5 –90.5 RF INPUT POWER LEVEL (dBm) Figure 28. PER vs. RF Input Power Level vs. Temperature and VDD_BAT, 500 kbps GFSK (fDEV = ±250 kHz) Mode, fCHANNEL = 2.45 GHz, RFIO2 1.4 –30 –20 0 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, +25°C +25°C –40°C –40°C +85°C +85°C 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, –1 –2 +25°C +25°C –40°C –40°C +85°C +85°C –3 1.2 Log BER 1.0 0.8 –4 –5 0.6 –6 0.4 –7 0.2 –30 –20 –8 –100 08912-053 0 –100 –90 –80 –70 –60 –50 –40 –94.5 –92.5 RF INPUT POWER LEVEL (dBm) Figure 29. PER vs. RF Input Power Level vs. Temperature and VDD_BAT, 125 kbps FSK (fDEV = ±60 kHz) Mode, fCHANNEL = 2.45 GHz, RFIO2 –90.5 –90 –89 –80 –70 –60 –50 –40 RF INPUT POWER LEVEL (dBm) –30 –20 08912-097 PACKET ERROR RATE (%) 1.6 –80 –70 –60 –50 –40 –86 RF INPUT POWER LEVEL (dBm) Figure 31. BER vs. RF Input Power Level vs. Temperature and VDD_BAT, 2 Mbps GFSK (fDEV = ±500 kHz) Mode, fCHANNELS= 2.45 GHz, RFIO2 2.0 1.8 –90 –87 08912-096 –7 0.2 Figure 32. BER vs. RF Input Power Level vs. Temperature and VDD_BAT, 1 Mbps GFSK (fDEV = ±250 kHz) Mode, fCHANNEL = 2.45 GHz, RFIO2 Rev. 0 | Page 27 of 108 ADF7242 70 0 –2 60 –4 –5 –6 –7 –90 –94.1 –92.8 –80 –70 –60 –50 –40 RF INPUT POWER LEVEL (dBm) –30 –20 Figure 33. BER vs. RF Input Power Level vs. Temperature and VDD_BAT, 500 kbps GFSK (fDEV = ±250 kHz) Mode, fCHANNEL = 2.45 GHz, RFIO2 20 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 10 0 –20 –20 –16 20 60 –87 –88 –89 –90 –91 –92 –93 –94 50 40 30 20 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 10 0 –10 –96 2000 1000 500 250 125 62.5 –20 –100 08912-106 –97 50 DATA RATE (kbps) Figure 34. 0.1% BER Sensitivity vs. Data Rate, fCHANNEL = 2.45 GHz, RFIO2 60 60 50 50 BLOCKER REJECTION (dB) 70 30 20 3.6V, +25°C 1.8V, +25°C 3.6V, +85°C 1.8V, +85°C 3.6V, –40°C 1.8V, –40°C 0 –10 –80 –60 –40 –20 0 20 40 60 BLOCKER FREQUENCY OFFSET (MHz) 80 100 Figure 35. Wideband Blocker Rejection vs. Temperature and VDD_BAT, CW Blocker, 2 Mbps GFSK (fDEV = ±500 kHz) Packet Mode, PWANTED = −85 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 80 100 40 30 20 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 10 0 –10 –20 –20 08912-055 10 –60 –40 –20 0 20 40 60 BLOCKER FREQUENCY OFFSET (MHz) Figure 37. Wideband Blocker Rejection vs. Temperature and VDD_BAT, Modulated Blocker, 2 Mbps GFSK (fDEV = ±500 kHz) Packet Mode, PWANTED = −85 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 70 40 –80 +25°C +25°C +85°C +85°C –40°C –40°C 08912-057 BLOCKER REJECTION (dB) –86 –95 BLOCKER REJECTION (dB) 16 70 VDD_BAT = 3.6V TEMPERATURE = 25°C –85 –20 –100 –12 –8 –4 0 4 8 12 BLOCKER FREQUENCY OFFSET (MHz) +25°C +25°C +85°C +85°C –40°C –40°C Figure 36. Narrow-Band Blocker Rejection vs. Temperature and VDD_BAT, CW Blocker, 2 Mbps GFSK (fDEV = ±500 kHz) Packet Mode, PWANTED = −85 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 –83 –84 0.1% BER SENSITIVITY (dBm) 30 –10 08912-098 –8 –100 40 –16 –12 –8 –4 0 4 8 12 BLOCKER FREQUENCY OFFSET (MHz) +25°C +25°C +85°C +85°C –40°C –40°C 16 20 08912-058 Log BER –3 50 08912-056 –1 +25°C +25°C –40°C –40°C +85°C +85°C BLOCKER REJECTION (dB) 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, Figure 38. Narrow-Band Blocker Rejection vs. Temperature and VDD_BAT, Modulated Blocker, 2 Mbps GFSK (fDEV = ±500 kHz) Packet Mode, PWANTED = −85 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 Rev. 0 | Page 28 of 108 ADF7242 80 70 70 50 40 30 20 3.6V, +25°C 1.8V, +25°C 3.6V, +85°C 1.8V, +85°C 3.6V, –40°C 1.8V, –40°C 10 0 –10 –20 –60 –50 –40 –30 –20 –10 0 10 20 30 40 BLOCKER FREQUENCY OFFSET (MHz) 50 60 Figure 39. Wideband Blocker Rejection vs. Temperature and VDD_BAT, CW Blocker, 125 kbps FSK (fDEV = ±500 kHz) Packet Mode, PWANTED = −94 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 40 30 20 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 10 0 –16 –12 –8 –4 0 4 8 12 BLOCKER FREQUENCY OFFSET (MHz) +25°C +25°C +85°C +85°C –40°C –40°C 16 20 Figure 42. Narrow-Band Blocker Rejection vs. Temperature and VDD_BAT, Modulated Blocker,125 kbps FSK (fDEV = ±60 kHz) Packet Mode, PWANTED = −94 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 70 70 BLOCKER REJECTION LEVEL (dB) 60 60 50 40 30 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 10 0 –10 –16 +25°C +25°C +85°C +85°C –40°C –40°C –12 –8 –4 0 4 8 12 BLOCKER FREQUENCY OFFSET (MHz) 16 50 40 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 30 20 10 +25°C +25°C –40°C –40°C +85°C +85°C 0 –10 20 Figure 40. Narrow-Band Blocker Rejection vs. Temperature and VDD_BAT, CW Blocker, 125 kbps FSK (fDEV = ±60 kHz) Packet Mode, PWANTED = −94 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 –20 –110 –90 –70 –50 –30 –10 10 30 50 70 BLOCKER FREQUENCY OFFSET (MHz) 90 110 08912-107 20 08912-060 BLOCKER REJECTION (dB) 50 –20 –20 80 –20 –20 60 –10 08912-059 BLOCKER REJECTION (dB) 60 08912-077 BLOCKER REJECTION LEVEL (dB) 80 Figure 43. Wideband Blocker Rejection vs. Temperature and VDD_BAT, CW Blocker, 2 Mbps GFSK (fDEV = ±500 kHz) SPORT Mode, PWANTED = −87.5 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 80 70 50 40 30 20 10 0 –10 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, +25°C +25°C +85°C +85°C –40°C –40°C –20 –60 –50 –40 –30 –20 –10 0 10 20 30 40 BLOCKER FREQUENCY OFFSET (MHz) 50 60 08912-061 BLOCKER REJECTION (dB) 60 Figure 41. Wideband Blocker Rejection vs. Temperature and VDD_BAT, Modulated Blocker,125 kbps FSK (fDEV = ±60 kHz) Packet Mode, PWANTED = −94 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 60 50 40 30 –20 –16 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, +25°C +25°C –40°C –40°C +85°C +85°C –12 –8 –4 0 4 8 12 BLOCKER FREQUENCY OFFSET (MHz) 16 20 08912-108 BLOCKER REJECTION LEVEL (dB) 70 Figure 44. Narrow-Band Blocker Rejection vs. Temperature and VDD_BAT, CW Blocker, 2 Mbps GFSK (fDEV = ±500 kHz) SPORT Mode, PWANTED = −87.5 dBm + 3 dB, fCHANNEL = 2.45 GHz, RFIO2 Rev. 0 | Page 29 of 108 ADF7242 0 Figure 45. Minimum and Maximum RSSI Error for 1000 Packets vs. RF Input Power Level vs. Temperature and VDD_BAT, 2 Mbps GFSK (fDEV = ±500 kHz) Packet Mode, fCHANNEL = 2.45GHz, RFIO2 –80 FREQUENCY ERROR (kHz) Figure 48. PER vs. Frequency Error with and Without AFC, 500 kbps GFSK (fDEV = ±250 kHz) Mode, fCHANNEL = 2.45 GHz, RFIO2, VDD_BAT = 3.6 V, Temperature = 25°C 6 +25°C +25°C –40°C –40°C MAX 1.8V, +85°C MAX 3.6V, +85°C MIN 1.8V, +25°C MIN 3.6V, +25°C 1.0 0.8 0.6 RSSI ERROR (dB) 3 0.4 2 0.2 PACKET ERROR RATE (%) 1 0 0 –0.2 >1% <1% –1 –0.4 –2 –0.6 –3 –1.2 –1.4 0.02 0.04 0.06 0.08 0.10 0.12 0.14 0.16 0.18 0.20 0.22 –6 –95 –90 –85 –80 –75 –70 –65 –60 –55 –50 –45 –40 –35 –30 –25 –20 –15 RF INPUT POWER LEVEL (dBm) –1.0 –0.22 –0.20 –0.18 –0.16 –0.14 –0.12 –0.10 –0.08 –0.06 –0.04 –0.02 0 –5 –0.8 –40°C –40°C +85°C +85°C 08912-118 –4 MIN 1.8V, MIN 3.6V, MIN 1.8V, MIN 3.6V, FREQUENCY ERROR (MHz) Figure 46. Minimum and Maximum RSSI Error for 1000 Packets vs. RF Input Power Level vs. Temperature and VDD_BAT, 500 kbps FSK (fDEV = ±250 kHz) Packet Mode, fCHANNEL = 2.45 GHz, RFIO2 Figure 49. PER vs. Frequency Error vs. Symbol Rate Tolerance, 2 Mbps GFSK (fDEV = ±500 kHz) Mode, fCHANNEL = 2.45 GHz, VDD_BAT = 3.6 V, Temperature = 25°C, RFIO2 0 –20 –30 –40 –50 –60 –70 –80 FREQUENCY ERROR (kHz) Figure 47. PER vs. Frequency Error with and Without AFC, 2 Mbps GFSK (fDEV = ±500 kHz) Mode, fCHANNEL = 2.45 GHz, RFIO2, VDD_BAT = 3.6 V, Temperature = 25°C –20 –30 –40 –50 –60 –70 –5 08912-102 –230 –210 –190 –170 –150 –130 –110 –90 –70 –50 –30 –10 10 30 50 70 90 110 130 150 170 190 210 230 –90 1.8V, +25°C 3.6V, +25°C 1.8V, –40°C 3.6V, –40°C 1.8V, +85°C 3.6V, +85°C –10 –4 –3 –2 –1 0 1 2 FREQUENCY ERROR (kHz) 3 4 5 08912-104 2Mbps AFC ON 2Mbps AFC OFF TRANSMITTER RF OUTPUT POWER (dBm) 1% PER RECECIVE INPUT POWER (dBm) 0 –10 SYMBOL RATE TOLERANCE (%) 4 1.2 MAX 1.8V, MAX 3.6V, MAX 1.8V, MAX 3.6V, 08912-115 5 08912-103 220 190 160 130 100 700 –90 –100 08912-117 –4 –85 –80 –75 –70 –65 –60 –55 –50 –45 –40 –35 –30 –25 –20 –15 RF INPUT POWER LEVEL (dBm) –70 10 –3 –60 400 –2 –50 –20 –1 –40 –50 0 –30 –80 1 –20 –110 RSSI ERROR (dB) 2 500kbps AFC ON 500kbps AFC OFF –10 –140 –40°C –40°C +85°C +85°C –170 MIN 1.8V, MIN 3.6V, MIN 1.8V, MIN 3.6V, MAX 1.8V, +85°C MAX 3.6V, +85°C MIN 1.8V, +25°C MIN 3.6V, +25°C –200 +25°C +25°C –40°C –40°C –230 3 MAX 1.8V, MAX 3.6V, MAX 1.8V, MAX 3.6V, 1% PER RECECIVE INPUT POWER (dBm) 4 Figure 50. IEEE 802.15.4-2006 Transmitter Spectrum vs. Temperature and VDD_BAT, fCHANNEL = 2.45 GHz, Output Power = 3 dBm Rev. 0 | Page 30 of 108 0 2.3 2.2 2.1 +25°C +25°C –40°C –40°C +85°C +85°C TRANSMITTER RF OUTPUT POWER (dBm) EVM 1.8V, EVM 3.6V, EVM 1.8V, EVM 3.6V, EVM 1.8V, EVM 3.6V, 2.4 2.0 1.9 1.8 1.7 1.6 1.5 1.4 1.3 1.2 1.1 2415 2425 2435 2445 2455 2465 2475 CHANNEL FREQUENCY (MHz) Figure 51. IEEE 802.15.4-2006 Transmitter EVM vs. Temperature and VDD_BAT at All Channels,Output Power = 3 dBm +25°C +25°C –40°C –40°C +85°C +85°C –30 –35 –40 –45 –50 –55 –60 –65 –40 –45 –50 300 200 100 0 –100 –200 –300 –55 –400 –60 –500 –4 –3 –2 –1 0 1 2 3 4 FREQUENCY OFFSET FROM THE RF CARRIER (MHz) 5 –600 1 Figure 52. 2 Mbps GFSK (fDEV = ±500 kHz) Mode Transmitter Spectrum vs. Temperature and VDD_BAT, fCHANNEL = 2.45 GHz, Output Power = 3 dBm +25°C +25°C –40°C –40°C +85°C +85°C 5 6 7 8 9 10 11 12 13 14 15 16 SYMBOL SAMPLE INSTANT 250 200 –25 –30 –35 –40 –45 –50 –55 150 100 50 0 –50 –100 –150 –200 –60 –250 –65 –2.0 –1.5 –1.0 –0.5 0 0.5 1.0 1.5 2.0 FREQUENCY OFFSET FROM THE RF CARRIER (MHz) 2.5 –300 08912-079 –70 –2.5 4 300 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, FREQUENCY DEVIATION (kHz) –20 3 Figure 55. 2 Mbps GFSK (fDEV = ±500 kHz) Mode Transmitter Eye Diagram, fCHANNEL = 2.45 GHz, Output Power = 3 dBm, VDD_BAT = 3.6 V, Temperature = 25°C 0 –15 2 08912-081 –35 –10 1.00 400 –30 –5 –0.75 –0.50 –0.25 0 0.25 0.50 0.75 FREQUENCY OFFSET FROM THE RF CARRIER (MHz) 500 –25 –65 –5 TRANSMITTER RF OUTPUT POWER (dBm) –25 600 1.8V, 3.6V, 1.8V, 3.6V, 3.6V, 1.8V, FREQUENCY DEVIATION (kHz) –20 –20 +25°C +25°C –40°C –40°C +85°C +85°C Figure 54. 125 Mbps FSK (fDEV = ±60 kHz) Mode Transmitter Spectrum vs. Temperature and VDD_BAT, fCHANNEL = 2.45 GHz, Output Power = 3 dBm 08912-078 TRANSMITTER RF OUTPUT POWER (dBm) –15 –15 –70 –1.00 –5 –10 –10 Figure 53. 500 kbps GFSK (fDEV = ±250 kHz) Mode Transmitter Spectrum vs. Temperature and VDD_BAT, fCHANNEL = 2.45 GHz, Output Power = 3 dBm 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 SYMBOL SAMPLE INSTANT 08912-082 1.0 2405 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, –5 08912-080 2.5 08912-105 TRANSMITTER ERROR VECTOR MAGNITUDE (%) ADF7242 Figure 56. 500 kbps FSK (fDEV = ±250 kHz) Mode Transmitter Eye Diagram, fCHANNEL = 2.45 GHz, Output Power = 3 dBm, VDD_BAT = 3.6 V, Temperature = 25°C Rev. 0 | Page 31 of 108 ADF7242 7.5 7.0 6.5 6.0 5.5 5.0 2400 2410 2420 2430 2440 2450 2460 RF CARRIER FREQUENCY (MHz) 2470 2480 Figure 57. 2 Mbps GFSK (fDEV = ±500 kHz) Mode Transmitter Phase Error vs. Temperature, VDD_BAT, and Channels, 1 MHz Channel Step, Output Power = 3 dBm +25°C +25°C –40°C –40°C +85°C +85°C 24.0 23.5 23.0 2410 2420 2430 2440 2450 2460 RF CARRIER FREQUENCY (MHz) 2470 2480 08912-084 22.5 Figure 58. 2 Mbps GFSK (fDEV = ±500 kHz) Mode Transmitter MER vs. Temperature, VDD_BAT, and Channels, 1 MHz Channel Step, Output Power = 3 dBm 2420 2430 2440 2450 2460 RF CARRIER FREQUENCY (MHz) 2470 2480 3.6V, +25°C 1.8V, +25°C 3.6V, –40°C 1.8V, –40°C 3.6V, +85°C 1.8V, +85°C 7.0 6.5 6.0 5.5 5.0 4.5 2410 2420 2430 2440 2450 2460 RF CARRIER FREQUENCY (MHz) 2470 2480 Figure 61. 250 kbps GFSK (fDEV = ±250 kHz) Mode Transmitter Phase Error vs. Temperature, VDD_BAT, and Channels, 1 MHz Channel Step, Output Power = 3 dBm TRANSMITTER PHASE ERROR (Degrees) 7.0 6.5 6.0 5.5 5.0 3.6V, +25°C 1.8V, +25°C 2410 3.6V, –40°C 1.8V, –40°C 3.6V, +85°C 1.8V, +85°C 2420 2430 2440 2450 2460 RF CARRIER FREQUENCY (MHz) 2470 2480 Figure 59. 1 Mbps GFSK (fDEV = ±250 kHz) Mode Transmitter Phase Error vs. Temperature, VDD_BAT, and Channels, 1 MHz Channel Step, Output Power = 3 dBm 3.6V, +25°C 1.8V, +25°C 3.6V, –40°C 1.8V, –40°C 3.6V, +85°C 1.8V, +85°C 5.0 4.5 4.0 3.5 3.0 2400 08912-085 TRANSMITTER PHASE ERROR (Degrees) 3.6V, +85°C 1.8V, +85°C 5.5 7.5 4.0 2400 2410 3.6V, –40°C 1.8V, –40°C 7.5 4.0 2400 8.0 4.5 3.6V, +25°C 1.8V, +25°C 8.0 3.6V, 1.8V, 3.6V, 1.8V, 3.6V, 1.8V, 24.5 22.0 2400 3.5 Figure 60. 500 kbps GFSK (fDEV = ±250 kHz) Mode Transmitter Phase Error vs. Temperature, VDD_BAT, and Channels, 1 MHz Channel Step, Output Power = 3 dBm TRANSMITTER PHASE ERROR (Degrees) TRANSISTER MER (dB) 25.0 4.0 3.0 2400 26.0 25.5 4.5 08912-086 8.0 08912-087 8.5 5.0 2410 2420 2430 2440 2450 2460 RF CARRIER FREQUENCY (MHz) 2470 2480 08912-088 9.0 TRANSMITTER PHASE ERROR (Degrees) 9.5 5.5 3.6V, +25°C 1.8V, +25°C 3.6V, –40°C 1.8V, –40°C 3.6V, +85°C 1.8V, +85°C 08912-083 TRANSMITTER PHASE ERROR (Degrees) 10.0 Figure 62. 125 kbps FSK (fDEV = ±60 kHz) Mode Transmitter Phase Error vs. Temperature, VDD_BAT, and Channels, 1 MHz Channel Step, Output Power = 3 dBm Rev. 0 | Page 32 of 108 ADF7242 5.0 2.5 TRANSMITTER OUTPUT POWER (dBm) 6.5 6.0 5.5 5.0 4.5 4.0 3.5 3.0 2.5 0 –2.5 –5.0 –7.5 –10.0 –12.5 –15.0 –17.5 –20.0 409.6 291 289 185 DATA RATE (kbps) 113.6 6 –27.5 3 Figure 63. Transmitter Phase Error vs. Data Rate for Each of the Transmitter Bandwidth LUTs, fCHANNEL = 2.45 GHz, Output Power = 3 dBm TRANSMITTER CURRENT CONSUMPTION (mA) 2.5 2.0 1.5 3.6V, 3.6V, 3.6V, 1.8V, 1.8V, 1.8V, 1.0 0.5 2.41 2.42 2.43 2.44 2.45 FREQUENCY (GHz) +85°C +25°C –40°C –40°C +25°C +80°C 2.46 2.47 2.48 08912-110 PA OUTPUT POWER LEVEL (dBm) 3.0 Figure 64. PA Output Power vs. RF Carrier Frequency, Temperature, and VDD_BAT (A discrete matching network and a harmonic filter are used as per the ADF7242 reference design.) 26.0 25.5 25.0 24.5 24.0 23.5 23.0 22.5 22.0 21.5 21.0 20.5 20.0 19.5 19.0 18.5 18.0 17.5 17.0 16.5 16.0 TEMPERATURE CALCULATED FROM ADC READING (°C) –10 –12 –14 –16 –18 –20 3.6V, 3.6V, 3.6V, 1.8V, 1.8V, 1.8V, –22 –24 –26 –28 3 4 5 6 7 8 9 10 11 PA LEVEL SETTING 12 +85°C +25°C –40°C –40°C +25°C +80°C 13 14 15 08912-111 PA OUTPUT POWER LEVEL (dBm) –4 –6 –8 6 7 8 9 10 11 12 13 14 POWER AMPLIFIER CONTROL WORD 15 16 HIGH POWER MODE DEFAULT MODE 3 4 5 6 7 8 9 10 11 12 13 POWER AMPLIFIER CONTROL WORD 14 15 Figure 67. Transmitter Current Consumption vs. Control Word, for Default and High Power Modes, fCHANNEL = 2.45 GHz, VDD_BAT = 3.6 V, Temperature = 25°C 4 2 0 –2 5 Figure 66. Transmitter Output Power vs. Control Word for Default and High Power Modes, fCHANNEL = 2.45 GHz, VDD_BAT = 3.6 V, Temperature = 25°C, RF Carrier Frequency, Temperature, and VDD_BAT (A discrete matching network and a harmonic filter are used as per the ADF7242 reference design.) 4.0 3.5 4 08912-120 411 Figure 65. PA Output Power vs. Control Word, Temperature, and VDD_BAT, fCHANNEL = 2.44 GHz (A discrete matching network and a harmonic filter are used as per the ADF7242 reference design.) Rev. 0 | Page 33 of 108 85 3 SIGMA TEMPERATURE ERROR 80 75 TEMPERATURE READING (LINEAR FITTING) 70 TEMPERATURE READING 65 (POLYNOMIAL FITTING) 60 55 50 45 40 35 30 25 20 15 10 5 0 –5 –10 –15 –20 –25 –30 –35 –40 –40 –30 –20 –10 0 10 20 30 40 50 60 TEMPERATURE (°C) 70 80 Figure 68. Temperature Sensor Performance (Average of 1000 ADC Readbacks) and 3-∑ Error vs. Temperature, VDD_BAT = 3.6 V 08912-116 2000 08912-119 –25.0 2.0 0 2.40 HIGH POWER MODE DEFAULT MODE –22.5 08912-109 TRANSMITTER PHASE ERROR (Degrees) 7.0 ADF7242 TERMINOLOGY ACK IEEE 802.15.4-2006 acknowledgment frame MSK Minimum shift keying ADC Analog-to-digital converter NC Not connected AFC Automatic frequency correction OCL Offset correction loop AGC Automatic gain control OQPSK Offset-quadrature phase shift keying Battmon Battery monitor PA Power amplifier CCA Clear channel assessment PHR PHY header BBRAM Backup battery random access memory PHY Physical layer CRC Cyclic redundancy check POR Power-on reset CSMA/CA Carrier-sense-multiple-access with collision avoidance PSDU PHY service data unit DR Data rate RC Radio controller DSSS Direct sequence spread spectrum RCO32K 32 kHz RC oscillator FCS Frame check sequence RSSI Receive signal strength indicator FHSS Frequency hopping spread spectrum RTC Real-time clock FCF Frame control field SFD Start-of-frame delimiter FSK Frequency shift keying SQI Signal quality indicator GFSK Gaussian frequency shift keying SWD Sync word detect LQI Link quality indicator VCO Voltage-controlled oscillator MCR Modem configuration register WUC Wake-up controller MCU Microcontroller unit XTO26M 26 MHz crystal oscillator MER Modulation error ratio XTO32K 32 kHz crystal oscillator Rev. 0 | Page 34 of 108 ADF7242 RADIO CONTROLLER COLD START (BATTERY APPLIED) CONFIGURE DEVICE FIRMWARE DOWNLOAD FOR EXAMPLE, IEEE 802.15.4 AUTO-MODES WUC TIMEOUT RC_MEAS CS RC_IDLE MEAS IDLE SLEEP RC_IDLE RC_SLEEP (FROM ANY STATE) E DL _I RC RC_PHY_RDY RC_SLEEP RC_RESET (FROM ANY STATE) CCA COMPLETE RC_PHY_RDY CCA PHY_RDY RC_CCA CC A M PL ET L _ID RC RC _ID L E E A _CC RC RC _P HY _R D RC Y _T X CO RX RC_ RC _P HY _R RC D Y _R X E 1 KE PAC TT MI T NS RA T ED RC_TX PA CK ET RE CE IVE D1 RX TX RC_RX RC_RX RC_TX AUTO_RX_TO_TX_TURNAROUND 2 AUTO_TX_TO_RX_TURNAROUND 2 1AVAILABLE 2THESE IN IEEE 802.15.4 MODE OR IN FSK/GFSK PACKET MODE. TRANSITIONS ARE CONFIGURED IN BUFFERCFG (0x107[3:2]). KEY AUTOMATIC STATE TRANSITION INITIATED BY RADIO CONTROLLER RADIO STATE Figure 69. ADF7242 State Diagram Rev. 0 | Page 35 of 108 08912-024 STATE TRANSITION INITIATED BY HOST MCU ADF7242 The ADF7242 incorporates a radio controller that manages the state of the IC in various operating modes and configurations. The host MCU can use single-byte commands to interface to the radio controller. The function of the radio controller includes the control of the sequence of powering up and powering down various blocks as well as system calibrations in different states of the device. Figure 69 shows the state diagram of the ADF7242 with possible transitions that are initiated by the host MCU and automatically by the radio controller. Device Initialization When the battery voltage is first applied to the ADF7242, a cold start-up sequence should be followed, as shown in Figure 70. The start-up sequence is as follows: • • • • Apply the battery voltage, VDD_BAT, to the device with the desired voltage ramp rate. After a time, tRAMP, VDD_BAT reaches its final voltage value. After tRAMP, execute the SPI command, RC_RESET. This command resets and shuts down the device. After the specified time, t15, the host MCU can set the CS port of the SPI low. Wait until the MISO output of the SPI (SPI_READY flag) goes high, at which time the device is in the idle state and ready to accept commands. A power-on reset takes place when the host MCU sets the CS port of the SPI low. All device LDOs are enabled together with the 26 MHz crystal oscillator and the digital core. After the radio controller initializes the configuration registers to their default values, the device enters the idle state. The cold start-up sequence is needed only when the battery voltage is first applied to the device. Afterwards, a warm startup sequence can be used where the host MCU can wake up the device from a sleep state by setting the CS port of the SPI low. Idle State In this state, the receive and transmit blocks are powered down. The digital section is enabled and all configuration registers as well as the packet RAM are accessible. The host MCU has to set any configuration parameters, such as modulation scheme, channel frequency, and WUC configuration in this state. Bringing the CS input low in the sleep state causes a transition into the idle state. The transition from the sleep state to the idle state timing is shown in Figure 4. The idle state can also be entered by issuing an RC_IDLE command in any state other than the sleep state. PHY_RDY State Upon entering the PHY_RDY state from the idle state, the RF frequency synthesizer is enabled and a system calibration is carried out. The receive and transmit blocks are not enabled in this state. The system calibration is omitted when the PHY_RDY state is entered from the RX, TX, or CCA state. The PHY_RDY state can be entered from the idle, RX, TX, or CCA state by issuing an RC_PHY_RDY command. RX State The RF frequency synthesizer is automatically calibrated to the programmed channel frequency upon entering the RX state from the PHY_RDY or TX state. The frequency synthesizer calibration can be omitted for single-channel communication systems if short turnaround times are required. Following a programmable MAC delay period, the ADF7242 starts searching for a preamble and a synchronization word if enabled by the user. The RX state can be entered from the PHY_RDY, CCA, and TX states by issuing an RC_RX command. Depending on whether the device is configured to operate in packet or SPORT mode by setting Register buffercfg, Field rx_buffer_mode, the device can revert automatically to the PHY_RDY state when a packet is received, or remain in the RX state until a command to enter a different state is issued. Refer to the Receiver section for further details. CCA State Upon entering the CCA state, a clear channel assessment is performed. The CCA state can be entered from the PHY_RDY or RX state by issuing an RC_CCA command. By default, upon completion of the clear channel assessment, the ADF7242 automatically reverts to the state from which the RC_CCA command originated. TX State Upon entering the TX state, the RF frequency synthesizer is automatically calibrated to the programmed channel frequency. The frequency synthesizer calibration can be omitted for communication systems operating on a single channel if short turnaround times are required. Following a programmable delay period, the PA is ramped up and transmission is initiated. The TX state can be entered from the PHY_RDY or RX state by issuing the RC_TX command. Depending on whether the device is configured to operate in packet or SPORT mode by setting Register buffercfg, Field rx_buffer_mode, the device can revert automatically to the PHY_RDY state when a packet is transmitted, or remain in the TX state until a command to enter a different state is issued. Refer to the Transmitter section for further details. MEAS State The MEAS state is used to measure the chip temperature. The transmitter and receiver blocks are not enabled in this state. The chip temperature is measured using the ADC, which can be read from Register adc_rbk, Field adc_out, and is continuously updated with the chip temperature reading. This state is enabled by issuing the RC_MEAS command from the idle state and can be exited using the RC_IDLE command. Rev. 0 | Page 36 of 108 ADF7242 Sleep States SLEEP_BBRAM_XTO The sleep state is entered with the RC_SLEEP command. The sleep state can be configured to operate in three different modes, which are listed in Table 21. This mode enables the 32 kHz crystal oscillator and retains certain configuration registers in the BBRAM during the sleep state. To enable SLEEP_BBRAM_XTO mode, set Register tmr_cfg1, Field sleep_config = 5. A wake-up interrupt can be set using, for example, Register irq1_en0, Field wakeup = 1. Refer to the Wake-Up Controller (WUC) section for details on how to configure the ADF7242 WUC. Table 21. ADF7242 Sleep Modes SLEEP_BBRAM_XTO SLEEP_BBRAM_RCO 1 Active Circuits BBRAM Functionality Packet RAM and modem configuration register (MCR) contents are not maintained. BBRAM retains the IEEE 802.15.4-2006 node addresses1. 32 kHz crystal oscillator is enabled, with data retention in the BBRAM. BBRAM and 32 kHz crystal oscillator BBRAM and 32 kHz RC Oscillator 32 kHz RC oscillator is enabled, with data retention in the BBRAM. Refer to the IEEE 802.15.4-2006 Receiver Configuration in Packet Mode section for further details. SLEEP MODES The sleep modes are configurable with the wake-up configuration registers, tmr_cfg0 and tmr_cfg1. The contents of Register tmr_cfg0 and Register tmr_cfg1 are reset in the sleep state. SLEEP_BBRAM This mode is suitable for applications where the MCU is equipped with its own wake-up timer. SLEEP_BBRAM mode is enabled by setting Register tmr_cfg1, Field sleep_config = 1. SLEEP_BBRAM_RCO This mode enables the 32 kHz RC oscillator and retains certain configuration registers in the BBRAM during the sleep state. This mode can be used when lower timer accuracy is acceptable by the communication system. It is enabled by setting Register tmr_cfg1, Field sleep_config = 11. A wake-up interrupt can be set using, for example, Register irq1_en0, Field wakeup = 1. Refer to the Wake-Up Controller (WUC) section for details on how to configure the ADF7242 WUC. Wake-Up from the Sleep State The host MCU can bring CS low at any time to wake the ADF7242 from the sleep state. After bringing CS low, it must wait until the MISO output (SPI_READY flag) goes high prior to accessing the SPI port. This delay reflects the start-up time of the ADF7242. When the MISO output is high, the voltage regulator of the digital section and the crystal oscillator have stabilized. Unless the chip is in the sleep state, the MISO pin always goes high immediately after bringing CS low. The sleep state can also be exited by a timeout event with the WUC configured. Refer to the Wake-Up Controller (WUC) section for details on how to configure the ADF7242 WUC. t15 APPLY VDD_BAT CS RC_RESET (0xC8) SPI COMMAND TO ADF7242 DEVICE STATE IDLE SLEEP Figure 70. Cold Start Sequence from Application of the Battery Rev. 0 | Page 37 of 108 IDLE 08912-063 Sleep Mode SLEEP_BBRAM ADF7242 RF FREQUENCY SYNTHESIZER A fully integrated RF frequency synthesizer is used to generate both the transmit signal and the receive LO signal. The architecture of the frequency synthesizer is shown in Figure 71. The receiver uses the frequency synthesizer circuit to generate the local oscillator (LO) for downconverting an RF signal to the baseband. The transmitter is based on a direct closed-loop VCO modulation scheme using a low noise fractional-N RF frequency synthesizer, where a high resolution Σ-Δ modulator is used to generate the required frequency deviations at the RF in response to the data being transmitted. The VCO and the frequency synthesizer loop filter of the ADF7242 are fully integrated. To reduce the effect of VCO pulling by the power-up of the power amplifier, as well as to minimize spurious emissions, the VCO operates at twice the RF frequency. The VCO signal is then divided by 2 giving the required frequency for the transmitter and the required LO frequency for the receiver. The frequency synthesizer also features automatic VCO calibration and bandwidth selection. scheme is used to mitigate the effect of temperature, supply voltage, and process variations on the VCO performance. The VCO calibration phase must not be skipped during the system calibration in the PHY_RDY state. Therefore, it is important to ensure that Register vco_cal_cfg, Field skip_vco_cal = 9 prior to entering the PHY_RDY state from the idle state. This is the default setting and, therefore, only requires programming if skipping of the calibration was previously selected. The VCO calibration can be skipped on the transition from the PHY_RDY state to the RX, TX, and CCA states on the condition that the calibration has been performed in the PHY_RDY state on the same channel frequency to be used in the RX, TX, and CCA states. The following sequence should be used if skipping the VCO calibration is required in any state following the PHY_RDY state: 1. RX AND TX CIRCUITS SDM N-DIVIDER DIV2 2. GFSK OR FSK TX DATA CHARGE-PUMP AND LOOP FILTER PFD 26MHz XOSC + DOUBLER AUTO SYNTH BANDWIDTH SELECTION 08912-089 VCO CALIBRATION CHANNEL SELECTION IN RX OR TX Figure 71. Synthesizer Architecture RF FREQUENCY SYNTHESIZER CALIBRATION The ADF7242 requires a system calibration prior to being used in the RX, CCA, or TX state. Because the calibration information is reset when the ADF7242 enters a sleep state, a full system calibration is automatically performed on the transition between the idle and PHY_RDY states. The system calibration is omitted when the PHY_RDY state is entered from the TX, RX, or CCA state. PWR Up RC Cal 24µs 20µs VCO Cal SYNTHESIZER SETTLING 52µs 46µs DO NOT SKIP, SET REGISTER vco_cal_cfg, FIELD skip_vco_cal = 9 08912-012 142µs Figure 72. System Calibration Following RC_PHY_RDY Figure 72 shows a breakdown of the total system calibration time. It comprises a power-up delay, calibration of the receiver baseband filter (RC Cal), and a VCO calibration (VCO Cal). Once the VCO is calibrated, the frequency synthesizer is allowed to settle to within ±5 ppm of the target frequency. A fully automatic fast VCO frequency and amplitude calibration After the system calibration is performed in the PHY_RDY state, the VCO frequency band in Register vco_band_rb, Field vco_band_val_rb and the VCO bias DAC code in Register vco_idac_rb, Field vco_idac_val_rb should be read back. Before transitioning to any other state and assuming operation on the same channel frequency, the VCO frequency band and amplitude DAC should be overwritten as follows: a) Set Register vco_cal_cfg, Field skip_vco_cal = 15 to skip the VCO calibration. b) Enable the VCO frequency over-write mode by setting Register vco_ovrw_cfg, Field vco_band_ovrw_en = 1. c) Write the VCO frequency band read back after the system calibration in the PHY_RDY state to Register vco_band_ovrw, Field vco_band_ovrw_val. d) Enable the VCO bias DAC over-write mode by setting Register vco_ovrw_cfg, Field vco_idac_ovrw_en = 1 e) Write the VCO bias DAC read back after the system calibration in the PHY_RDY state to Register vco_idac_ovrw, Field vco_idac_ovrw_val . Following the preceding procedure, the device can transition to other states, which use the same channel frequency without performing a VCO calibration. If it is required to change the channel frequency before entering the RX, TX, or CCA state at any point after the preceding procedure has been used, Register vco_ cal_cfg, Field skip_vco_cal must be set to 9 before transitioning to the respective state. Then the VCO calibration is automatically performed. RF FREQUENCY SYNTHESIZER BANDWIDTH The ADF7242 radio controller optimizes the RF frequency synthesizer bandwidth based on whether the device is in the RX or the TX state. If the device is in the RX state, the frequency synthesizer bandwidth is set by the radio controller to ensure optimum blocker rejection. If the device is in the TX state, the radio controller sets the frequency synthesizer bandwidth based Rev. 0 | Page 38 of 108 ADF7242 on the required data rate to ensure optimum modulation quality. The frequency synthesizer bandwidth is optimized for the recommended modulation schemes, data rates, and frequency deviations given in Table 22. If the user requires a different modulation scheme or data rate from those listed in Table 22, it is recommended, for optimum device performance, to choose a frequency deviation for the required data rate that gives a modulation index close to those recommended in Table 22. RF CHANNEL FREQUENCY PROGRAMMING The frequency of the synthesizer is programmed with the frequency control word, ch_freq[23:0], which extends over Register ch_freq0, Register ch_freq1, and Register ch_freq2. The frequency control word, ch_freq[23:0], contains a binary representation of the absolute frequency of the desired channel divided by 10 kHz. Writing a new channel frequency value to the frequency control word ch_freq[23:0] takes effect after the next frequency synthesizer calibration phase. The frequency synthesizer is calibrated by default during the transition into the PHY_RDY from the idle state as well as in the TX, RX and CCA states. Refer to the RF Frequency Synthesizer Calibration, Transmitter, and Receiver sections for further details. To facilitate fast channel frequency changes, a new frequency control word can be written in the RX state before a packet has been received. The next RC_RX o RC_TX command initiates the required frequency synthesizer calibration and settling cycle. Similarly, a new frequency control word can be written after a packet has been transmitted while in the TX state and the next RC_RX or RC_TX command initiates the frequency synthesizer calibration and settling cycle. REFERENCE CRYSTAL OSCILLATOR The on-chip crystal oscillator generates the reference frequency for the frequency synthesizer and system timing. The oscillator operates at a frequency of 26 MHz. The crystal oscillator is amplitude controlled to ensure a fast start-up time and stable operation under different operating conditions. The crystal and associated external components should be chosen with care because the accuracy of the crystal oscillator can have a significant impact on the performance of the communication system. Apart from the accuracy and drift specification, it is important to consider the nominal loading capacitance of the crystal. Crystals with a high loading capacitance are less sensitive to frequency pulling due to tolerances of external capacitors and the printed circuit board parasitic capacitances. When selecting a crystal, these advantages should be balanced against the higher current consumption, longer start-up time, and lower trimming range resulting from a larger loading capacitance. The total loading capacitance must be equal to the specified load capacitance of the crystal and comprises the external parallel loading capacitors, the parasitic capacitances of the XOSC26P and XOSC26N pins, as well as the parasitic capacitance of tracks on the printed circuit board. The ADF7242 has an integrated crystal oscillator tuning capacitor that facilitates the compensation of systematic production tolerance and temperature drift. The tuning capacitor is controlled with Register xto26_trim _cal, Field xto26_trim (0x371). The tuning range provided by the tuning capacitor depends on the loading capacitance of a specific crystal. The total tuning range is typically 25 ppm Rev. 0 | Page 39 of 108 ADF7242 TRANSMITTER TRANSMIT OPERATING MODES TRANSMITTER IN IEEE 802.15.4-2006 MODE The four primary transmitter operating modes are: IEEE 802.15.4-2006 Transmission • • • • IEEE 802.15.4-2006-compatible mode with packet manager support is selected with Register rc_cfg, Field rc_mode = 0 (0x13E). In this mode, the ADF7242 packet manager automatically generates the IEEE 802.15.4-2006-compatible preamble and SFD. There is also an option to use a nonstandard SFD by programming Register sfd_15_4 with the desired alternative SFD. Refer to the IEEE 802.15.4-2006 Programmable SFD subsection of the Receiver in IEEE 802.15.4-2006 Mode section for further details. There are 256 bytes of dedicated RAM (packet RAM), which constitute TX_BUFFER and RX_BUFFER, available to store transmit and receive packets. The packet header must be the first byte written to TX_BUFFER. The address of the first byte of TX_BUFFER is stored in Register txpb, Field tx_pkt_base. IEEE 802.15.4-2006 packet mode IEEE 802.15.4-2006 SPORT mode GFSK/FSK packet mode GFSK/FSK SPORT mode The desired mode of operation is selected via Register rc_cfg, Field rc_mode. The ADF7242 supports GFSK/FSK modulation with the data rates listed in Table 22. The ADF7242 also fully supports user-defined data rates between 50 kbps and 2 Mbps for FSK mode of operation. The data rate, DR, is set with Register dr0, Field data_rate_high and Register dr1, Field data_rate_low according to the following equation: DR = (data_rate_high × 256 + data_rate_low) × 100 bps The default values of the dr0 and dr1 registers configure the device for IEEE 802.15.4-2006 mode. For GFSK/FSK data rates greater than 250 kbps and IEEE 802.15.42006 mode, the modulator preemphasis filter must be enabled with Register tx_m, Field preemp_filt = 1. The modulator of the ADF7242 has an optional Gaussian symbol filter that can be enabled with Configuration Register tx_m, Field gauss_filt = 1. The BT product of the Gaussian symbol filter is fixed at 0.5. This can be used for improved spectral efficiency. Gaussian filtering must be disabled for IEEE 802.15.4-2006 mode. The deviation frequency (fDEV) of the modulator is programmable with Register tx_fd, Field tx_freq_dev in steps of 10 kHz. Refer to the Device Configuration section for recommended settings for Register tx_fd, Field tx_freq_dev corresponding with the recommended modulation parameters listed in Table 22. The default value of Register tx_fd, Field tx_freq_dev configures the correct setting for IEEE 802.15.4-2006 mode. If the user requires a different modulation scheme or data rate from those listed in Table 22, it is recommended, for optimum device performance, to choose a frequency deviation for the required data rate that gives a modulation index close to those recommended in Table 22 If the automatic FCS field generation has been disabled (Register pkt_cfg, Field auto_fcs_off = 1), the full frame including FCS must be written to TX_BUFFER. In this case, the number of bytes written to TX_BUFFER must be equal to the length specified in the PHR field. If automatic FCS field generation has been enabled (Register pkt_cfg, Field auto_fcs_off = 0), the FCS is automatically appended to the frame in TX_BUFFER. In this case, the number of bytes written to TX_BUFFER must be equal to the length specified in the PHR field minus two. The format of the frame in TX_BUFFER, both with automatic FCS field generation enabled and with it disabled, is shown in Figure 73. Details of how to configure IEEE 802.15.4-2006 TX SPORT mode are given in the SPORT Interface section. Table 22. Recommended Modulation Schemes Bit rate (kbps) 250 62.5 125 250 500 1000 2000 Modulation Type DSSS-OQPSK GFSK/FSK GFSK/FSK GFSK/FSK GFSK/FSK GFSK/FSK GFSK/FSK Description IEEE 802.15.4-2006 compliant fDEV = ±60 kHz fDEV = ±60 kHz fDEV = ±130 kHz fDEV = ±250 kHz fDEV = ±250 kHz fDEV = ±500 kHz Rev. 0 | Page 40 of 108 2 1 0 TO 20 n 2 FCF ADDRESS INFORMATION FRAME PAYLOAD FCS 1 2 1 0 TO 20 n FCF SEQ NUM REGISTER pkt_cfg, FIELD auto_fcs_off = 0 REGISTER txpb, FIELD tx_pkt_base + 5 + (0 to 20) + n PHR REGISTER txpb, FIELD tx_pkt_base REGISTER rc_cfg, FIELD rc_mode = 0 ADDRESS INFORMATION FRAME PAYLOAD REGISTER txpb, FIELD tx_pkt_base REGISTER txpb, FIELD tx_pkt_base + 5 + (0 to 20) + n – 2 08912-015 REGISTER pkt_cfg, FIELD auto_fcs_off = 1 PHR 1 SEQ NUM ADF7242 Figure 73. Field Format of TX_BUFFER IEEE 802.15.4-2006 Transmitter Timing and Control This section applies when IEEE 802.15.4-2006 packet mode is enabled. Accurate control over the transmission slot timing is maintained by two delay timers (Register delaycfg1, Field tx_mac_delay and Register delaycfg2, Field mac_delay_ext), which introduce a controlled delay between the rising edge of the CS signal following the RC_TX command and the start of the transmit operation. Figure 74 illustrates the timing of the transmit operation assuming that the ADF7242 was operating in PHY_RDY, RX, or TX state prior to the execution of an RC_TX command. If enabled, the external PA interface, as described in the Power Amplifier section, is powered up prior to the synthesizer calibration to allow sufficient time for the bias servo loop to settle. Ramp-up of the PA is completed shortly before the overall MAC delay has elapsed. If enabled, an rc_ready interrupt (see the Interrupt Controller section) is generated at the transition into the TX state. Following the completion of the PA ramp-up phase, the transceiver enters the TX state. The minimum and maximum time for the PA ramp-up to complete prior to the transceiver entering the TX state given by Parameter t35 in Table 14 also applies to IEEE 802.15.4-2006 transmit mode. The radio controller first transmits the automatically generated preamble and SFD. If it has been enabled, an SFD interrupt is asserted after the SFD is transmitted. The packet manager then reads TX_BUFFER, starting with the PHR byte and transmits its contents. Following the transmission of the entire frame, the radio controller turns the PA off and asserts a tx_pkt_sent interrupt. The ADF7242 then automatically returns to the PHY_RDY state unless automatic operating modes have been configured. By default, the synthesizer is recalibrated each time an RC_TX command is issued. Figure 75 shows the synthesizer calibration sequence that is performed each time the transceiver enters the TX state. The total TX MAC delay is defined by the combined delay configured with Register delaycfg1, Field tx_mac_delay and Register delaycfg2, Field mac_delay_ext. Register delaycfg1, Field tx_mac_delay is programmable in steps of 1 μs, whereas Register delaycfg2, Field mac_delay_ext is programmable in steps of 4 μs. The default value of Register delaycfg1, Field tx_mac_delay is the length of 12 IEEE 802.15.4-2006-2.4 GHz symbols or 192 μs. The default value of Register delaycfg2, Field mac_delay_ext is 0 μs. Following the issue of the RC_TX command, while the delay defined by Register delaycfg1, Field tx_mac_delay is elapsing, Register delaycfg2, Field mac_delay_ext can be updated up until the time, t27, specified in Table 13. This allows a dynamic adjustment of the transmission timing for acknowledge (ACK) frames for networks using slotted CSMA/CA. To ensure correct settling of the synthesizer prior to PA ramp-up, the total TX MAC delay should not be programmed to a value shorter than specified by the PHY_RDY or RX to TX timing specified in Table 10. The RC_TX command can be aborted up to the time specified by Parameter t28 in Table 13 by means of issuing an RC_PHY_RDY, RC_RX, or RC_IDLE command. The VCO calibration (VCO_cal) can be skipped if shorter turnaround times are required. Skipping the VCO calibration is possible if the channel frequency control word ch_freq[23:0] has remained unchanged since the last RC_PHY_RDY, RC_RX, RC_CCA, or RC_TX command was issued with VCO_cal enabled. The initialization, synthesizer settling, and PA ramping phases are mandatory however because the synthesizer bandwidth is changed between receive and transmit operation. Skipping the VCO calibration is an option for single-channel communication systems, or systems where an ACK frame is transmitted on the same channel upon reception of a packet. VCO_cal is skipped by setting Register vco_cal_cfg, Field skip_vco_cal = 15. In this case, tx_mac_delay can be reduced to 140 μs. The VCO calibration is executed if Register vco_cal_cfg, Field skip_vco_cal = 9. Rev. 0 | Page 41 of 108 ADF7242 EXTERNAL PA BIAS PA OUTPUT POWER TRANSMITTED PACKET RC_TX PREAMBLE SFD PHR PREVIOUS STATE RC_STATUS PSDU TX PHY_RDY tx_mac_delay + mac_delay_ext OPERATION SYNTH CALIBRATION REGISTER irq_src0, FIELD rc_ready 08912-013 REGISTER irq_src1, FIELD tx_sfd REGISTER irq_src1, FIELD tx_pkt_sent Figure 74. Transmit Timing and Control (IEEE 802.15.4-2006 Mode) 192µs 0µs TO 1020µs tx_mac_delay mac_delay_ext 154µs INIT VCO_cal SYNTHESIZER SETTLING PA RAMP 22µs 52µs 80µs <6µs ............. PA RAMP <6µs 08912-014 SKIPPED IF REGISTER vco_cal_cfg, FIELD skip_vco_cal = 15 Figure 75. Synthesizer Calibration Following RC_TX PACKET TRANSMITTED PACKET RECEIVED RC_STATUS FRAME IN TX_BUFFER VALID IEEE802.15.4-2006 FRAME RX TX PHY_RDY tx_mac_delay + mac_delay_ext t26 t27,t28 REGISTER irq_src0, FIELD rc_ready 08912-121 REGISTER irq_src1, FIELD rx_pkt_rcvd REGISTER irq_src1, FIELD tx_pkt_sent Figure 76. IEEE 802.15.4 Auto RX-to-TX Turnaround Mode Rev. 0 | Page 42 of 108 ADF7242 Preamble IEEE 802.15.4 AUTOMATIC RX-TO-TX TURNAROUND MODE The ADF7242 features an automatic RX-to-TX turnaround mode when it is operating in IEEE 802.15.4-2006 packet mode (Register rc_cfg, Field rc_mode = 0). The automatic RX-to-TX turnaround mode facilitates the timely transmission of acknowledgment frames. Figure 76 illustrates the timing of the automatic RX-to-TX turnaround mode. When enabled by setting Register buffercfg, Field auto_rx_to_tx_turnaround, the ADF7242 automatically enters the TX state following the reception of a valid IEEE 802.15.4-2006 frame. After the combined transmit MAC delay (tx_mac_delay + mac_delay_ext), the ADF7242 enters the TX state and transmits the frame stored in TX_BUFFER. After the transmission is complete, the ADF7242 enters the PHY_RDY state. There is a 38 μs delay between the reception of the last symbol and the generation of the rx_pkt_rcvd interrupt. The transmit MAC delay timeout period begins immediately after the reception of the last symbol. Therefore, the host MCU has up to t28 μs (see Table 13) after a frame has been received to cancel the transmit operation by means of issuing an RC_IDLE, RC_PHY_RDY, or RC_RX command. TRANSMITTER IN GFSK/FSK MODE The preamble is a 0xAA sequence, with a programmable length. It is necessary to have preamble at the beginning of the packet to allow time for the receiver AGC, AFC, and clock and data recovery circuitry to settle before the start of the sync word. The required preamble length depends on the radio configuration. Table 38 in the Configuration Values for GFSK/FSK Packet and SPORT Modes section provides data on required preamble length for some examples of different configurations. The total length of the preamble transmitted is equal to the number of bytes set in Register fsk_preamble (0x102) added to the number of bytes set in Register preamble_num_validate (0x3F3), along with any additional preamble bits required to pad the SWD (see the Sync Word (SWD) section for details). Sync Word (SWD) The value of the SWD is set in the sync_word0, sync_word1, and sync_word2 registers (0x10C, 0x10D, and 0x10E). The SWD is transmitted most significant bit first starting with sync_word2. The transmitted sync word is a multiple of eight bits. Therefore, for nonbyte length sync words, the transmitted sync pattern should be padded with the preamble pattern, as shown in Table 24. Payload Length Packet Mode GFSK/FSK Transmission The packet manager provides support for proprietary GFSK/ FSK payload formats. Packet fields applicable to GFSK/FSK packet mode are shown in Table 23. In transmit mode, the packet manager can be configured to add preamble and sync words to the payload data stored in the packet RAM. It can also optionally calculate and transmit a CRC word. To enable GFSK/FSK transmit packet mode operation, set Register rc_cfg, Field rc_mode = 4; 0x13E[7:0]). The host MCU writes the payload data to the packet ram. The location of transmit data in the packet RAM is defined by the value in Register tx_pb, Field tx_pkt_base (Location 0x314). This holds the address of the first byte of the transmit payload data in the packet RAM. The preamble, sync word, and CRC word can be automatically added by the packet manager to the data stored in the packet RAM for transmission. Figure 77 shows the fields stored in the packet buffer. The payload length is defined as the number of bytes from the end of sync word to the start of the CRC. CRC An optional CRC-16 can be appended to the packet. The CRC polynomial used is: g(x) = x16 + x12 + x5 + 1 To disable the automatic appending of a CRC to the packet, set Register pkt_cfg, Field auto_fcs_off = 1. This field is set to 0 by default. Postamble The packet manager automatically appends two bytes of postamble to the end of the transmitted packet. Each byte of postamble is 0xAA.The first byte is transmitted immediately after the CRC. The PA ramp-down begins immediately after the first postamble byte. The second byte is transmitted while the PA is ramping down. Table 23. Description of Fields Applicable to GFSK/FSK Packet Transmission Field Field Length Optional Field Added in Transmit and Removed in Receive Host Writes These Fields to Packet RAM Fully Programmable Parameter Preamble 1 to 256 bytes No Yes No Only length SWD 1 to 4 bytes No Yes No Yes Rev. 0 | Page 43 of 108 Packet Structure Payload Length Payload Data 2 bytes 0 to 127 bytes N/A N/A N/A N/A Yes Yes Yes Yes CRC 2 bytes Yes Yes Optional No Postamble 1 byte No Yes No No ADF7242 Table 24. Sync Word Programming Examples sync_ word2 0x12 0xBD 0xAA 0xAA 0xAA 0xAA REGISTER pkt_cfg, FIELD auto_fcs_off = 1 sync_ word1 0x34 0x39 0x12 0xA7 0xAA 0xAA sync_ word0 0x56 0x44 0x34 0x0E 0x12 0x9C Transmitted Sync Word (Binary, First Bit Being First in Time) 0001_0010_0011_0100_0101_0110 1011_1101_0011_1001_0100_0100 1010_1010_0001_0010_0011_0100 1010_1010_1010_0111_0000_1110 1010_1010_1010_1010_0001_0010 1010_1010_1010_1010_1001_1100 2 n = 1 TO 252 FRAME PAYLOAD REGISTER txpb, FIELD tx_pkt_base REGISTER rc_cfg, FIELD rc_mode = 4 2 REGISTER txpb, FIELD tx_pkt_base 2+n n = 1 TO 254 LENGTH 2 FRAME PAYLOAD 08912-092 REGISTER pkt_cfg, FIELD auto_fcs_off = 0 Receiver Sync Word Match Length (Bits) 24 21 16 12 8 6 CRC Register Sync_confg, Field sync_len 24 21 16 12 8 6 LENGTH Required Sync Word (Binary, First Bit Being First in Time) 000100100011010001010110 111010011100101000100 0001001000110100 011100001110 00010010 011100 REGISTER txpb, FIELD tx_pkt_base Figure 77. Format of GFSK/FSK Packets Stored by the Packet Manager in TX_BUFFER EXTERNAL PA BIAS PA OUTPUT POWER PREAMBLE TRANSMITTED PACKET SWD PAYLOAD POSTAMBLE RC_TX RC_STATUS PREVIOUS STATE TX PHY_RDY FIELD tx_mac_delay + mac_delay_ext OPERATION SYNTH CALIBRATION REGISTER irq_src0, FIELD rc_ready 08912-091 REGISTER irq_src0, FIELD tx_sfd REGISTER irq_src0, FIELD tx_pkt_sent Figure 78. TX Timing and Control GFSK/FSK Packet Mode Rev. 0 | Page 44 of 108 ADF7242 SPORT MODE GFSK/FSK Transmitter Timing and Control For GFSK/FSK TX SPORT mode operation, set Register rc_cfg, Field rc_mode = 3; 0x13E[7:0]). Refer to the SPORT Interface section for further details. Figure 79 illustrates the timing of the transmit operation in GFSK/FSK TX SPORT mode. Following the transition into the TX state, the packet manager transmits SPORT input data until the TX state is left with an appropriate command. Because the packet format is entirely under user control, no tx_sfd and tx_pkt_sent interrupts are generated. The calibration sequence shown in Figure 75 in the IEEE 802.15.4-2006 Transmitter Timing and Control section is fully applicable to GFSK/FSK transmit SPORT mode. Table 25 shows the latency between data at the SPORT interface input and the modulated RF output signal transmitted. EXTERNAL PA BIAS PA OUTPUT POWER TRANSMITTED PACKET SPORT INPUT DATA RC_TX RC_PHY_RDY RC_STATUS PREVIOUS STATE TX PHY_RDY tx_mac_delay + mac_delay_ext OPERATION 08912-017 SYNTH CALIBRATION REGISTER irq_src0, FIELD rc_ready Figure 79. TX Timing and Control (GFSK/FSK SPORT Mode) Table 25. Transmit Latency for Selected Data Rates Bit Rate (kbps) 62.5 125 250 500 1000 2000 GFSK 32 μs (two bit periods) 16 μs (two bit periods) 8 μs (two bit periods) 4 μs (two bit periods) 2 μs (two bit periods) 1 μs (two bit periods) FSK 8.025 μs (~½ bit period) 4.063 μs (~½ bit period) 2.063 μs (~½ bit period) 1.063 μs (~½ bit period) 563 ns (~½ bit period) 332 ns (~½ bit period) Rev. 0 | Page 45 of 108 ADF7242 POWER AMPLIFIER External PA Interface The integrated power amplifier (PA) is connected to the RFIO2P and RFIO2N RF ports. It is equipped with a built-in harmonic filter to simplify the design of the external harmonic filter. The output power of the PA is set with Register extpa_msc, Field pa_pwr with an average step size of 2 dB. The step size increases at the lower end of the control range. Refer to Figure 65 for the typical variation of output power step size with the control word value. The PA also features a high power mode, which can be enabled by setting Register pa_bias, Field pa_bias_ctrl = 63 and Register pa_cfg, Field pa_bridge_dbias = 21. The ADF7242 has an integrated biasing block for external PA circuits as shown in Figure 81. It is suitable for external PA circuits based on a single GaAs MOSFET and a wide range of integrated PA modules. The key components are shown in Figure 82. A switch between Pin VDD_BAT and Pin PAVSUP_ATB3 controls the supply current to the external FET. PABIOP_ATB4 can be used to set a bias point for the external FET. The bias point is controlled by a 5-bit DAC and/or a bias servo loop. To have the external PA interface under direct control of the host MCU, set Register ext_ctrl, Field extpa_auto_en = 0. The host MCU can then use Register pd_aux, Field extpa_bias_en to enable or disable the external PA. If Register ext_ctrl, Field extpa_auto_en = 1, the external PA automatically turns on when entering, and turns off when exiting the TX state. If this setting is used, the host MCU should not alter the configuration of Register pd_aux, Field extpa_bias_en. PA Ramping Controller The PA ramping controller of the ADF7242 minimizes spectral splatter generated by the transmitter. Upon entering the TX state, the ramping controller automatically ramps the output power of the PA from the minimum output power to the specified nominal value. In packet mode, transmission of the packet commences after the ramping phase. When the transmission of the packet is complete or the TX state is exited, the PA is turned off immediately. It is also possible to allow the PA to ramp down its output power using the same ramp rate for the ramp-up phase, by setting Register ext_ctrl, Field pa_shutdown_mode to 1. The function of the two pins, PAVSUP_ATB3 and PABIAOP_ ATB4, depends on the mode selected with Register extpa_msc, Field extpa_bias_mode, as shown in Table 26. The reference current source for the DAC is controlled with Register extpa_msc, Field extpa_bias_src (0x3AA[3]). If Register extpa_msc, Field extpa_bias_src = 0, the current is derived from the external bias resistor. If Register extpa_msc, Field extpa_bias_src = 1, the current is derived from the internal reference generator. The first option is more accurate and is recommended whenever possible. Figure 80 illustrates the shape of the PA ramping profile and its timing. It follows a linear-in-dB shape. The ramp time depends on the output power setting in Register extpa_msc, Field pa_pwr and is specified with Register pa_rr, Field pa_ramp_rate according to the following equation: t_ramp = 2pa_rr.pa_ramp_rate × 2.4 ns × extpa_msc.pa_pwr PA OUTPUT POWER pa_ramp_rate = 0: 20 × 2.4ns PER 2dB STEP pa_ramp_rate = 7: 27 × 2.4ns PER 2dB STEP TRANSMISSION OF PACKET COMPLETE OR LEAVING TX STATE RC_TX ISSUED 2dB t PO, MIN tx_mac_delay + mac_delay_ext Figure 80. PA Ramping Profile Rev. 0 | Page 46 of 108 08912-018 DATA TRANSMISSION ACTIVE ADF7242 External PA Interface Modes Mode 0 allows supply to an external circuit to be switched on or off. This is useful for circuits that have no dedicated power-down pin and/or have a high power-down current. Mode 1 allows the supply to an external circuit to be switched on or off. In addition, the PABIOP_ATB4 pin acts as a programmable current source. A programmable voltage can be generated if a suitable resistor is connected between PABIAOP_ATB4 and GND. Mode 2 allows the supply to an external PA circuit to be switched on or off. In addition, the PABIOP_ATB4 pin acts as a programmable current sink. A programmable voltage can be generated if a suitable resistor is connected between PABIAOP_ATB4 and VDD_BAT. Mode 3 is the same as Mode 1, except that the switch between PAVSUP_ATB3 and VDD_BAT is open. Mode 4 is the same as Mode 2, except that the switch between PAVSUP_ATB3 and VDD_BAT is open. Mode 5 is intended for a PA circuit based on a single external FET. The supply voltage to this FET is controlled through the PAVSUP_ATB3 pin to ensure a low leakage current in the power-down state. The bias servo loop controls the gate bias voltage of the external FET such that the current through the supply switch is equal to a RFIO1P BALUN RFIO1N LNA VDD_BAT PAVSUP_ATB3 PABIAOP_ATB4 EXTERNA L PA INTERFACE CIRCUIT PA RFIO2P BALUN RFIO2N LNA TXEN_GP5 ADF7242 GaAs pHEMT FET 08912-020 reference current. The reference current for the bias servo loop is generated by the 5-bit reference DAC. In this mode, the bias servo loop expects the current in the FET to increase with increasing voltage at the PABIAOP_ATB4 output. Mode 6 is the same as Mode 5, except that the bias servo loop expects the current in the FET to increase with decreasing voltage at the PABIAOP_ATB4 output. Figure 81. Typical External PA Applications Circuit Table 26. PA Interface Register extpa_msc, Field extpa_bias_mode X2 0 1 2 3 4 5 6 7 2 VDD_BAT to PAVSUP_ATB3 Switch Open Closed Closed Closed Open Open Closed Closed Reserved Function of Pin PABIAOP_ATB4 Not used Not used Current source Current sink Current source Current sink Bias current servo output, positive polarity Bias current servo output, negative polarity Reserved Autoenabled when Register ext_ctrl, Field extpa_auto_en = 1. X = don’t care. ADF7242 REGISTER ext_ctrl, FIELD extpa_auto_en & state == TX VDD_BAT REGISTER pd_aux, FIELD extpa_bias_en SWITCH PAVSUP_ATB3 CONTROL LOGIC 3 REGISTER extpa_msc, FIELD extpa_bias_mode 5 PABIAOP_ATB4 DAC REGISTER extpa_cfg, FIELD extpa_bias REGISTER extpa_msc, FIELD extpa_bias_src Figure 82. Details of External PA Interface circuit Rev. 0 | Page 47 of 108 08912-019 1 Register pd_aux, Bit extpa_bias_en1 0 1 1 1 1 1 1 1 1 ADF7242 RECEIVER receive and transmit in IEEE 802.15.4-2006 mode. The requirements are as follows: RECEIVE OPERATING MODES The four primary receiver operating modes are • • • • • IEEE 802.15.4-2006 packet manager mode IEEE 802.15.4-2006 SPORT mode GFSK/FSK packet manager mode GFSK/FSK SPORT mode • The desired operating mode is selected with Register rc_cfg, Field rc_mode. The SPORT modes are explained in more detail in the SPORT Interface section. The data rate is set with Register dr0, Field data_rate_high and Register dr1, Field data_rate_low as documented in the Transmitter section. The data rate is automatically configured in IEEE 802.15.4-2006 mode. RECEIVER IN IEEE 802.15.4-2006 MODE IEEE 802.15.4-2006 Reception When IEEE 802.15.4-2006 mode is selected, the output of the post demodulator filter is fed into a bank of correlators, which compare the incoming data sequences to the expected IEEE 802.15.4-2006 sequences. The IEEE 802.15.4-2006 receiver block operates in three primary states. • • • Preamble qualification Symbol timing recovery Data symbol reception During preamble qualification, the correlators check for the presence of preamble. When preamble is qualified, the device enters symbol timing recovery mode. The device symbol timing is achieved once a valid SFD is detected. The ADF7242 supports programmable SFDs. Refer to the IEEE 802.15.4-2006 Programmable SFD section for further details. The received symbols are then passed to the packet manager in packet mode or the SPORT interface in SPORT mode. In SPORT mode, four serial clocks are output on Pin TRCLK_CKO_GP3, and four data bits are shifted out on Pin DR_GP0 for each received symbol. Refer to the SPORT Interface section for further details. If in packet mode, when the packet manager determines the end of a packet, the ADF7242 automatically transitions to PHY_ RDY or TX or remains in RX, depending on the setting in Register buffercfg, Field rx_buffer_mode (see IEEE 802.15.42006 Receiver Configuration in Packet Mode section). If in SPORT mode, the part remains in RX until the user issues a command to change to another state. IEEE 802.15.4-2006 Programmable SFD An alternative to the standard IEEE 802.15.4-2006 SFD byte can optionally be selected by the user. The default setting of Register sfd_15_4, Field sfd_symbol_1 and Field sfd_symbol_2 (0x3F4[7:0]) is the standard IEEE 802.15.4-2006 SFD. If the user programs this register with an alternative value, this is used as the SFD in The value must not be a repeated symbol (for example, not 0x11 or 0x22). The value must not be similar to the preamble symbol (that is, not Symbol 0x0 or Symbol 0x8). IEEE 802.15.4-2006 Receiver Configuration in Packet Mode IEEE 802.15.4-2006 mode with packet management support is selected when Register rc_cfg, Field rc_mode = 0 (0x13E[7:0]). RX_BUFFER is overwritten when the ADF7242 enters the RX state following an RC_RX command and an SFD is detected. The SFD is stripped off the incoming frame, and all data following and including the frame length (PHR) is written to RX_BUFFER. If Register pkt_cfg, Field auto_fcs_off = 1, the FCS of the incoming frame is stored in RX_BUFFER. When the entire frame has been received, an rx_pkt_rcvd interrupt is asserted irrespective of the correctness of the FCS. If auto_fcs_off = 0, the radio controller calculates the FCS of the incoming frame according to the FCS polynomial defined in the IEEE 802.15.4-2006 standard (see Equation 1), and compares the result against the FCS of the incoming frame. An rx_pkt_rcvd interrupt is asserted only if both FCS fields match. The FCS is not written to RX_BUFFER but is replaced with the measured RSSI and signal quality indicator (SQI ) values of the received frame (see Figure 83). G16 (x) = x 16 + x 12 + x 5 + 1 (1) The behavior of the radio controller following the reception of a frame can be configured with Register buffercfg, Field rx_ buffer_mode (0x107[1:0]). With the default setting rx_buffer_ mode = 0, the part reverts automatically to PHY_RDY when an rx_pkt_rcvd interrupt condition occurs. This mode prevents RX_BUFFER from being overwritten by the next frame before the host MCU can read it from the ADF7242. This is because a new frame is always written to RX_BUFFER starting from the address stored in Register rxpb, Field rx_pkt_base (0x315[7:0]). Note that reception of the next frame is inhibited until the MAC delay following an RC_RX command has elapsed. If Register buffercfg, Field rx_buffer_mode = 1 (0x107[1:0]), the part remains in the RX state, and the reception of the next packet is enabled one MAC delay period after the frame has been written to RX_BUFFER. Depending on the network setup, this mode can cause an unnoticed violation of RX_BUFFER integrity if a frame arrives prior to the MCU having read the frame from RX_BUFFER. If Register buffercfg, Field rx_buffer_mode = 2 (0x107[1:0]), the reception of frames is disabled. This mode is useful for RSSI measurements and CCA, if the contents of RX_BUFFER are to be preserved. Rev. 0 | Page 48 of 108 ADF7242 unchanged during transitions between the PHY_RDY, RX, and TX states. The synthesizer settling phase is always required because the PLL bandwidth is optimized differently for RX and TX operation. The static offset correction phase (OCL_stat) and dynamic offset correction phase (OCL_dyn) are also mandatory. 0 TO 20 n ADDRESS INFORMATION FRAME PAYLOAD 1 0 TO 20 n FCF SEQ NUM PHR REGISTER pkt_cfg, FIELD auto_fcs_off = 0 2 ADDRESS INFORMATION FRAME PAYLOAD REGISTER rxpb, FIELD rx_pkt_base 1 1 REGISTER txpb, FIELD rx_pkt_base + 5 + (0 to 20) + n Figure 83. IEEE 802.15.4-2006 Packet Fields Stored by the Packet Manager in RX_BUFFER 0µs TO 1020µs 192µs mac_delay_ext INIT VCO_cal SYNTH SETTLING OCL STATIC OCL DYNAMIC 18µs 52µs 53µs 10µs 55µs SKIPPED IF REGISTER vco_cal_cfg, FIELD skip_vco_cal = 15 188µs Figure 84. RX Path Calibration, IEEE 802.15.4-2006 Mode Rev. 0 | Page 49 of 108 08912-025 rx_mac_delay 08912-029 REGISTER txpb, FIELD rx_pkt_base + 5 + (0 to 20) + n REGISTER rxpb, FIELD rx_pkt_base 1 2 FCS 1 SQI REGISTER pkt_cfg, FIELD auto_fcs_off = 1 2 FCF PHR 1 SEQ NUM The receive path is calibrated each time an RC_RX command is issued. Figure 84 outlines the synthesizer and receive path calibration sequence and timing for the IEEE 802.15.4-2006 mode of operation. The calibration step VCO_cal is omitted by setting Register vco_cal_cfg, Field skip_vco_cal = 15 (0x36F[3:0]), which is an option if the value of ch_freq[23:0] remains RSSI RECEIVER CALIBRATION ADF7242 IEEE 802.15.4-2006 RECEIVE TIMING AND CONTROL The IEEE 802.15.4-2006 operating mode is configured with Register rc_cfg, Field rc_mode = 0 (0x13E[7:0]) for packet mode, and Register rc_cfg, Field rc_mode = 2 for IEEE 802.15.4 RX SPORT mode. See the SPORT Interface section for details on the operation of the SPORT interface. By default, ADF7242 performs a synthesizer and a receiver path calibration immediately after it receives an RC_RX command. The transition into the RX state occurs after the receiver MAC delay has elapsed. The total receiver MAC delay is determined by the sum of the delay times configured in Register delaycfg0, Field rx_mac_delay (0x109[7:0]) and Register delaycfg2, Field mac_delay_ext (0x10B[7:0]). Register delaycfg0, Field rx_mac_delay (0x109[7:0]) is programmable in steps of 1 μs, whereas Register delaycfg2, Field mac_delay_ext (0x10B[7:0]) is programmable in steps of 4 μs. For IEEE 802.15.4-2006 RX operation, Register delaycfg2, Field mac_delay_ext is typically set to 0. It can, however, be dynamically used to accurately align the RX slot timing. RECEIVED PACKET Figure 85 shows the timing sequence for IEEE 802.15.4-2006 packet mode. If IEEE 802.15.4-2006 SPORT mode is enabled, the timing sequence is the same except that no rx_pkt_rcvd interrupt is generated and no automatic transition into the PHY_RDY state occurs. When entering the RX state, if Register cca2, Field rx_auto_cca = 1 (0x106[1]), a CCA measurement is started. The radio controller asserts a cca_complete interrupt when the CCA result is available in the status word. Upon detection of the SFD, the radio controller asserts an rx_sfd interrupt, which can be used by the host MCU for synchronization purposes. By default, the ADF7242 transitions into the PHY_RDY state when a valid frame has been received into RX_BUFFER and, if enabled, an rx_pkt_rcvd interrupt is asserted. This mechanism protects the integrity of RX_BUFFER. The RX state can be exited at any time by means of an appropriate radio controller command. PREAMBLE SFD PHR PSDU RC_RX RC_STATUS PREVIOUS STATE RX PHY_RDY rx_mac_delay + mac_delay_ext OPERATION RX CALIBRATION SFD SEARCH CCA OPTIONAL REGISTER irq_src1, FIELD cca_complete REGISTER irq_src0, FIELD rc_ready 08912-022 REGISTER irq_src1, FIELD rx_sfd REGISTER irq_src1, FIELD rx_pkt_rcvd Figure 85. RX Timing and Control (IEEE 802.15.4-2006 Packet Mode) Rev. 0 | Page 50 of 108 ADF7242 CCA results repeatedly until a RC_PHY_RDY command is issued. This case is illustrated in Figure 87. The first cca_complete interrupt occurs when the first CCA averaging window after the RX MAC delay has elapsed. The transceiver then repeatedly restarts the CCA averaging window each time a cca_complete interrupt is asserted. CLEAR CHANNEL ASSESSMENT (CCA) The CCA function of the ADF7242 complies with CCA Mode 1 as per IEEE 802.15.4-2006. It is also applicable for the GFSK/FSK mode of operation. A CCA can be specifically requested by means of an RC_CCA command or automatically obtained when the transceiver enters the RX state. In both cases, the start of the CCA averaging window is defined by when the RC_CCA or RC_RX command is issued and when the delay is configured in Register delaycfg0, Field rx_ mac_delay (0x109[7:0]) and Register delaycfg2, Field mac_delay_ ext (0x10B[7:0]). The CCA result is determined by comparing Register cca1, Field cca_thres (0x105[7:0]) against the average RSSI value measured throughout the CCA averaging window. If the measured RSSI value is less than the threshold value configured in Register cca1, Field cca_thres (0x105[7:0]), CCA_ RESULT in the status word is set; otherwise, it is reset. The cca_complete interrupt is asserted when CCA_RESULT in the status word is valid. This configuration is useful for longer channel scans. CCA_RESULT in the status word can be used to identify if the configured CCA RSSI threshold value has been exceeded during a CCA averaging period. Alternatively, the RSSI value in Register rrb, Field rssi_readback can be read by the host MCU after each cca_complete interrupt. As indicated in Figure 87, the RSSI readback value holds the results of the previous RSSI measurement cycle throughout the CCA averaging window and is updated only shortly before the cca_complete interrupt is asserted. The RSSI averaging time is programmable with Register agc_ cfg5, Field rssi_avg_time (0x3B9[1:0]) according to Table 113. While operating the transceiver in IEEE 802.15.4-2006 mode, setting Register agc_cfg5, Field rssi_avg_time = 2 (0x3B9[1:0]) is required for compatibility. Figure 86 shows the timing sequence after issuing the RC_CCA command when Register cca2, Field continuous_cca = 0 (0x106[2]). Following the RC_CCA command, the transceiver starts the CCA observation window after the delay specified by the sum of Register delaycfg0, Field rx_mac_delay (0x109[7:0]) and Register delaycfg2, field mac_delay_ext (0x10b[7:0]) has elapsed. A cca_complete interrupt is asserted at the end of the CCA averaging window, and the transceiver enters the PHY_RDY state. Table 27. RSSI Averaging Time Register agc_cfg5, Field rssi_avg_time (0x3B9[1:0]) 0 1 2 3 When Register cca2, Field continuous_cca = 1 (0x106[2]), the transceiver remains in CCA state and continues to calculate RC_CCA PHY_RDY RC_STATUS OPERATION CCA PHY_RDY rx_mac_delay + mac_delay_ext RX CALIBRATION CCA 08912-027 REGISTER irq_src1, FIELD cca_complete REGISTER irq_src0, FIELD rc_ready Figure 86. CCA Timing Sequence, Register cca2, Bit continuous_cca = 0 (0x106[2]) RC_PHY_RDY RC_CCA PHY_RDY RC_STATUS CCA PHY_RDY rx_mac_delay + mac_delay_ext RX CALIBRATION REGISTER rrb, FIELD rssi_readback CCA1 CCA2 X RSSI1 RSSI2 CCAn RSSIn REGISTER irq_src1, FIELD cca_complete REGISTER irq_src0, FIELD rc_ready Figure 87. CCA Timing Sequence, Register cca2, Bit continuous_cca = 1 (0x106[2]) Rev. 0 | Page 51 of 108 08912-028 OPERATION CCA Averaging Period 16 μs 32 μs 64 μs 128 μs ADF7242 LINK QUALITY INDICATION (LQI) The link quality indication (LQI) is defined in the IEEE 802.15.42006 standard as a measure of the signal strength and signal quality of a received IEEE 802.15.4-2006 frame. The ADF7242 makes several measurements available from which an IEEE 802.15.4-2006compliant LQI value can be calculated in the MCU. The first parameter is the RSSI value (see the Automatic Gain Control (AGC) and Receive Signal Strength Indicator (RSSI) subsection of the Receiver Radio Blocks section). The second parameter required for the LQI calculation can be read from Register lrb, Field sqi_readback (0x30D[7:0]), which contains an 8-bit value representing the quality of a received IEEE 802.15.4-2006 frame. It increases monotonically with the signal quality and must be scaled to comply with the IEEE 802.15.4-2006 standard. If the ADF7242 is operating in IEEE 802.15.4-2006 packet mode (Register rc_cfg, Field rc_mode = 0 (0x13E[7:0])), and Register pkt_cfg, Bit auto_fcs_off = 0 (0x108[0]), the SQI of a received frame is measured and stored together with the frame in RX_BUFFER. The SQI is measured over the entire packet and stored in place of the second byte of the FCS of the received frame in RX_BUFFER. Rev. 0 | Page 52 of 108 ADF7242 Frame Filtering IEEE 802.15.4 AUTOMATIC TX-TO-RX TURNAROUND MODE The ADF7242 features an automatic TX-to-RX turnaround mode when operating in IEEE 802.15.4-2006 packet mode. The automatic TX-to-RX turnaround mode facilitates the timely reception of acknowledgment frames. Figure 88 illustrates the timing of the automatic TX-to-RX turnaround mode. When enabled by setting Register buffercfg, Field auto_tx_to_rx_turnaround (0x107[3]), the ADF7242 automatically enters the RX state following the transmission of an IEEE 802.15.4-2006 frame. After the combined receiver MAC delay (Register delaycfg0, Field rx_mac_delay + Register delaycfg2, Field mac_delay_ext), the ADF7242 enters the RX state and is ready to receive a frame into RX_BUFFER. Subsequently, when a valid IEEE 802.15.4-2006 frame is received, the ADF7242 enters the PHY_RDY state. Frame filtering is available when the ADF7242 operates in IEEE 802.15.4 packet mode. The frame filtering function rejects received frames not intended for the wireless node. The filtering procedure is a superset of the procedure described in Section 7.5.6.2 (third filtering level) of the IEEE 802.15.4-2006 standard. Field addon_en in Register pkt_cfg controls whether frame filtering is enabled Automatic Acknowledgment The ADF7242 has a feature that enables the automatic transmission of acknowledgment frames after successfully receiving a frame. The automatic acknowledgment feature of the receiver can only be used in conjunction with the IEEE 802.15.4 frame filtering feature. When enabled, an acknowledgment frame is automatically transmitted when the following conditions are met: IEEE 802.15.4 FRAME FILTERING, AUTOMATIC ACKNOWLEDGE, AND AUTOMATIC CSMA/CA • The following IEEE 802.15.4-2006 functions are enabled by the firmware module, RCCM_IEEEX: • • • Automatic IEEE 802.15.4 frame filtering Automatic acknowledgment of received valid IEEE 802.15.4 frames • Automatic frame transmission using unslotted CSMA/CA with automatic retries See the Downloadable Firmware Modules and Writing to the ADF7242 sections for details on how to download a firmware module to the ADF7242. PACKET TRANSMITTED • The received frame is accepted by the frame filtering procedure. The received frame is not a beacon or acknowledgment frame. The acknowledgment request bit is set in the FCF of the received frame. FRAME IN TX_BUFFER PACKET RECEIVED RC_STATUS VALID IEEE802.15.4-2006 FRAME TX RX PHY-RDY rx_mac_delay + mac_delay_ext REGISTER irq_src0, FIELD rc_ready 08912-030 REGISTER irq_src1, FIELD rx_pkt_rcvd REGISTER irq_src1, FIELD rx_pkt_sent Figure 88. IEEE 802.15.4-2006 Auto TX-to-RX Turnaround Mode Rev. 0 | Page 53 of 108 ADF7242 1 2 FCS 08912-065 2 FCF 1 SEQ. NUM. PREAMBLE 1 SFD 4 PHR Figure 89 shows the format of the acknowledgment frame assembled by the ADF7242. The sequence number (Seq. Num.) is copied from the frame stored in RX_BUFFER. The automatic acknowledgment feature of the receiver uses TX_BUFFER to store the constructed acknowledgment frame prior to its transmission. Any data present in TX_BUFFER is overwritten by the acknowledgment frame prior to its transmission. Figure 89. ACK Frame Format The transmission of the ACK frame starts after the combined delay given by the sum of the delays specified in Register delaycfg1, Field tx_mac_delay and Register delay_cfg2, Field mac_delay_ext has elapsed. The default settings of Register delaycfg1, Field tx_mac_delay = 192 and Register delay_cfg2, Field mac_delay_ext = 0 result in a delay of 192 μs, which suits networks using unslotted CSMA/CA. Optionally, Register delay_cfg2, Field mac_delay_ext can be updated dynamically while the delay specified in Register delaycfg1, Field tx_mac_delay elapses. This option enables accurate alignment of the acknowledgment frame with the back-off slot boundaries in networks using slotted CSMA/CA. When the receiver automatic acknowledgment mode is enabled, the ADF7242 remains in the RX state until a valid frame has been received. When enabled, an rx_pkt_rcvd interrupt is generated. The ADF7242 then automatically enters the TX state until the transmission of the acknowledgment frame is complete. When enabled, a tx_pkt_sent interrupt is generated to signal the end of the transmission phase. Subsequently, the ADF7242 returns to the PHY_RDY state. Automatic Unslotted CSMA/CA Transmit Operation The automatic CSMA/CA transmit operation automatically performs all necessary steps to transmit frames in accordance with the IEEE 802.15.4-2006 standard for unslotted CSMA/CA network operation. It includes automatic CCA retries with random backoff, frame transmission, reception of the acknowledgment frame, and automatic retries in the case of transmission failure. Partial support is provided for slotted CSMA/CA operation. The number of CSMA/CA CCA retries can be specified between 0 and 5 in accordance with the IEEE 802.15.4 standard. The CSMA/CA can also be disabled, causing the transmission of the frame to commence immediately after the MAC delay has expired. This configuration facilitates the implementation of the transmit procedure in networks using slotted CSMA/CA. In this case, the timing of the CCA operation must be controlled by the host MCU, and the number of retries must be set to 1. Prior to the transmission of the frame stored in TX_BUFFER the radio controller checks if the acknowledge request bit in the FCF of that frame is set. If it is set, then an acknowledgment frame is expected following the transmission. Otherwise, the transaction is complete after the frame has been transmitted. The acknowledgment request bit is Bit 5 of the byte located at the address contained in Register txpb, Field tx_packet_base + 1. Figure 90 depicts the automatic CSMA/CA operation. The firmware module download enables an additional command, RC_CSMACA, to initiate this CSMA/CA operation. It also enables an additional interrupt, csma_ca_complete, to be set to indicate when the CSMA/CA procedure is completed. As per the IEEE 802.15.4-2006 standard for unslotted CSMA/CA, the first CCA is delayed by a random number of backoff periods, where a unit backoff period is 320 μs. The CCA is carried out for a period of 128 μs as specified in the IEEE 802.15.4-2006 standard. If a busy channel is detected during the CCA phase, the radio controller performs the next delay/CCA cycle until the maximum number of CCA retries specified has been reached. If the maximum number of allowed CCA retries has been reached, the operation is aborted and the device transitions to the PHY_RDY state. If the CCA was successful, the radio controller changes the device state from the CCA state to the TX state and transmits the frame stored in TX_BUFFER. The minimum turnaround time from RX to TX is 106 μs. If neither the acknowledge request bit in the transmitted frame nor the csma_ca_turnaround bit are set, the device returns to the PHY_RDY state immediately upon completion of the frame transmission. Otherwise, it enters the RX state and waits for up to 864 μs for an acknowledgment. If an acknowledgment is not received within this time and the maximum number of frame retries has not been reached, the ADF7242 remains inside the frame transmit retry loop and starts the next CSMA/CA cycle. Otherwise, it exits to the PHY_RDY state. The procedure exits with a csma_ca_complete interrupt. Rev. 0 | Page 54 of 108 ADF7242 FRAME Tx RETRY LOOP OPTION TO SKIP FOR SLOTTED CSMA/CA SKIPPED IF ACK REQUEST BIT IS NOT SET CSMA-CA PHASE ACK Rx PHASE RC_CSMACA COMMAND FRAME TRANSMIT CCA rx_mac_delay 192µs (def) PREVIOUS STATE 128µs 106µs CCA 192µs Tx <864µs RX PHY_RDY 08912-066 STATE rnd(2BE – 1) 320µs RECEIVE ACK csma_ca_complete Figure 90. Automatic CSMA/CA Transmit Operation (with CCA) Rev. 0 | Page 55 of 108 ADF7242 RECEIVER IN GFSK/FSK MODE The packet manager can detect and interrupt the host MCU upon receiving a qualified preamble, sync word, or valid FCS. The packet manager then stores the received data payload in the packet RAM. This section describes the various configurations of the packet manager in receive mode. GFSK/FSK Packet Mode Reception To configure GFSK/FSK packet mode, set Register rc_cfg, Field rc_mode = 4 (0x13E[7:0])). Register writes required to configure GFSK/FSK SPORT are given in the SPORT Interface section. Table 29 shows the fields applicable to GFSK/FSK packet reception, and Figure 91 shows which fields are stored by the packet manager in RX_BUFFER. Preamble This is a mandatory part of the packet that is automatically removed after receiving a packet. In receive mode, the preamble detection circuit tracks the received frame as a sliding window. The window is three bytes in length, and the preamble pattern is fixed at 0xAA. The preamble bits are examined in 2-bit pairs (for example, b10). If either or both bits are in error, the pair is deemed erroneous. The possible erroneous pairs are b00, b11, and b01. The number of erroneous pairs tolerated in the preamble detection can be set by Register fsk_preamble_config, Field fsk_preamble_match_level, as shown in Table 28. If fsk_preamble_match level is set to 0x0C, the ADF7242 must receive 12 consecutive b10 pairs (three bytes) to confirm valid preamble has been detected. Then, the preamble level must be maintained equal or above the detection threshold over a number of bytes to obtain full qualification. If the number of erroneous bit-pairs drops below the detection threshold before the end of the qualification time; the packet manager discards the preamble and restarts the detection. The number of preamble bytes required for qualification can be set by Register preamble_num_validate (0x3F3). The user can select the option to automatically lock the AFC and/or AGC at this point. The lock AFC on preamble qualification can be enabled by setting Register afc_config, Field afc_lock_mode = 0x3 (0x3F7[1:0]). The lock AGC on preamble detection can be enabled by setting Register fsk_preamble_config, Field fsk_agc_ lock_after_preamble to 1 (0x111[5]). Table 28. Preamble Detection Tolerance (Register fsk_preamble_config, Location 0x111) Value 0x0C 0x0B 0x0A 0x09 0x08 0x00 Description 0 errors allowed 1 erroneous bit-pair allowed in 12 bit-pairs 2 erroneous bit-pairs allowed in 12 bit-pairs 3 erroneous bit-pairs allowed in 12 bit-pairs 4 erroneous bit-pairs allowed in 12 bit-pairs Preamble detection disabled Table 29. Description of Fields Applicable to GFSK/FSK Packet Reception 2 n = 1 TO 252 FRAME PAYLOAD REGISTER rxpb, FIELD rx_pkt_base REGISTER rc_cfg, FIELD rc_mode = 4 REGISTER pkt_cfg, FIELD auto_fcs_off = 1 LENGTH 2 CRC Yes N/A 2 REGISTER rxpb, FIELD rx_pkt_base 2+n n = 1 TO 254 FRAME PAYLOAD REGISTER rxpb, FIELD rx_pkt_base Figure 91. GFSK/FSK Packet Fields stored by the Packet Manager in RX_BUFFER Rev. 0 | Page 56 of 108 08912-090 REGISTER pkt_cfg, FIELD auto_fcs_off = 0 SWD Yes Yes CRC Preamble No Yes LENGTH Field Receive Interrupt on Valid Field Detection Programmable Field Error Tolerance in RX Packet Structure Payload Length Payload Data N/A N/A N/A N/A Postamble N/A N/A ADF7242 When preamble has been qualified, the packet manager searches for a sync word. From the end of preamble, the chip processor searches for the sync word for a maximum duration of four bytes. This is illustrated in Figure 92. If sync word is detected during this window, the packet manager stores the received payload to packet RAM and computes the CRC (if enabled). If the sync word is not detected during this duration, the packet manager unlocks the AGC/AFC and then returns to searching for preamble. Preamble detection can be disabled by setting Register fsk_ preamble_config, Field skip_preamble_detect_qual high (Location 0x111). Table 30. Sync Word Detection Tolerance (sync_config, Register 0x10F) SEARCH FOR PREAMBLE Value 00 01 10 11 PREAMBLE DETECTED SEARCH FOR SYNC WORD SEARCH DURATION (BITS) FROM END OF PREAMBLE = SYNC_WORD_LENGTH + 16 BITS + PREAMBLE ERROR TOLERANCE (BITS) The ADF7242 can provide an interrupt on reception of the programmed sync word. This feature can be used to alert the host microprocessor that a valid packet has been received. An error tolerance parameter can also be programmed that accepts a valid match when up to three bits of the sync word sequence are incorrect. The error tolerance value is set using the sync_tol setting in Register sync_config (0x10F[6:5]) as described in Table 30. On reception of a valid sync word, the chip processor automatically writes the receive payload to the packet RAM. The rx_pkt_base value in Register rxpb sets the location in packet RAM of the first byte of the received payload. For more details on packet RAM, refer to the Memory Map section. NO SYNC WORD DETECTED DURING SEARCH DURATION CRC 08912-067 SYNC WORD DETECTED DURING SEARCH DURATION PROCESS PAYLOAD Description 0 bit errors allowed 1 bit error allowed 2 bit errors allowed 3 bit errors allowed Figure 92. Search for Preamble and Search for Sync Word Routine By the Packet Manager Sync Word (SWD) This is the synchronization word that is used by the receiver for byte-level synchronization, while also providing an optional interrupt on detection. It is automatically removed after receiving a packet. The value of the SWD is set in the sync_word0, sync_word1, and sync_word2 registers (0x10C, 0x10D, and 0x10E). The SWD is transmitted most significant bit first starting with sync_word2. The SWD matching length at the receiver is set using Register sync_config, Field sync_len (0x10F[4:0]) and can be one bit to 24 bits in length. To enable CRC detection on the receiver with the 16-bit CRC described in the Transmitter in GFSK/FSK Mode section, set Register pkt_cfg, Field auto_fcs_off = 0 (0x108[0]). This is the default setting. An interrupt on reception of a valid packet containing the correct CRC can be enabled by setting the rx_pkt_rcvd interrupt in Register irq1_en1 or Register irq2_en1. If it is desired to receive a packet that has a CRC word generated by a different CRC formula, the host MCU should set Register pkt_cfg, Field auto_fcs_off = 1. The CRC word received is stored in RX_BUFFER, as shown in Figure 91. An rx_pkt_rcvd interrupt is not generated; therefore, it is recommended that an rx_sfd interrupt be enabled to inform the host MCU when a packet has been received. Refer to the Interrupt Controller section for details. Rev. 0 | Page 57 of 108 ADF7242 Receive GFSK/FSK Demodulator with low data rates, the frequency error between the local oscillator of the transmitter and receiver can be a significant fraction of the deviation frequency. This frequency error must be considered when optimizing the demodulator bandwidth setting to ensure reliable operation. The discriminator bandwidth setting is set by Register dm_cfg0, Field discriminator_bw (0x305[6:0]). The discriminator bandwidth setting can be calculated from Figure 93 shows a block diagram of the receive demodulator. A correlator demodulator is used for 2FSK and GFSK demodulation. The quadrature outputs of the analog baseband filter are digitized and then fed to a digital frequency correlator that performs filtering and frequency discrimination of the FSK or GFSK signal. For GFSK/FSK demodulation, data is recovered by comparing the output levels from two correlators. The performance of this frequency discriminator approximates that of a matched filter detector, which is known to provide optimum detection in the presence of additive white Gaussian noise (AWGN). This method of GFSK/FSK demodulation provides approximately 3 dB to 4 dB better sensitivity than a linear demodulator. discriminator _ bw[6 : 0] = where: FSK_dev is the GFSK/FSK frequency deviation in Hz (measured from the RF carrier to the Logic 0 or Logic 1 frequency). freq_error_max is the maximum expected frequency error, in hertz (Hz), between the carrier frequency of the transmitted signal and the local oscillator (LO) frequency of the receiver. SPORT MODE GPIOs CLOCK AND DATA RECOVERY CORRELATOR DEMODULATOR ADC POST DEMOD FILTER The correlator demodulator bandwidth must be configured with Register dm_cfg0, Field discriminator_bw (0x305[6:0]) to match the deviation frequency of the received signal. For applications ADC 3.25 MHz FSK _ dev + freq _ error _ max CLOCK AND DATA PREAMBLE DETECT SYNCWORD DETECT REGISTER iirf_cfg, FIELD iir_stage1_bw REGISTER dm_cfg0, FIELD discriminator_bw REGISTER iirf_cfg, FIELD iir_stage2_bw REGISTER dm_cfg1, FIELD postdemod_bw AFC SYSTEM RANGE PI CONTROL REGISTER dr0, FIELD data_rate_high REGISTER dr1, FIELD data_rate_low 2T AVERAGING FILTER afc_range afc_cfg REGISTER afc_ki_kp, FIELD afc_ki REGISTER afc_ki_kp, FIELD afc_kp Figure 93. Structure of RX Demodulator Rev. 0 | Page 58 of 108 08912-069 RF SYNTHESIZER (LO) PACKET MANAGER ADF7242 Automatic Frequency Correction (AFC) Postdemodulator Filter A shown in Figure 93, the ADF7242 is equipped with a fully automatic real-time AFC function. It is used to maintain an optimal link budget in the presence of frequency errors between the local oscillators of the receiver and transmitter. AFC is supported in GFSK/FSK mode only. The digital post demodulator filter, shown in Figure 93, removes excess noise from the demodulator output. Its bandwidth is programmable with Register dm_cfg1, Field postdemod_bw (0x38B[7:0]) and should be optimized for the data rate used. If the bandwidth is set too narrow, performance degrades due to intersymbol interference. If the bandwidth is set too wide, performance degrades due to excess noise. For optimum performance, the post demodulator filter bandwidth should be set to 0.75 × data rate. The following formula can be used to determine the appropriate register setting: When AFC is enabled, an internal control loop automatically monitors the frequency error during the preamble sequence of the packet and adjusts the synthesizer LO using an internal proportional integral (PI) control loop. The AFC frequency error measurement bandwidth is targeted specifically at the packet preamble sequence (dc free). When preamble is detected, the AFC is locked by the radio controller. AFC lock is released if the sync word is not detected immediately after the end of preamble. This can be due to false lock, poor quality preamble, and/or sync word. If the qualified preamble is followed by a qualified sync word, the AFC lock is maintained for the duration of the packet. Setting Register afc_cfg, Field afc_mode = 3 (0x3F7[1:0]) enables AFC operation with automatic preamble locking, which is the recommended setting. The frequency error readback word in Register afc_read, Field afc_freq_error (0x3FA[7:0]) is continuously updated until the AFC is locked. The frequency correction is maintained if the ADF7242 transitions to another state (such as TX). It is overwritten with a new frequency correction value when the receiver next detects valid preamble, or it can be cleared by setting Register afc_range, Field max_afc_range = 0 and Register afc_cfg, Field afc_mode = 2. The recommended settings for the AFC control loop parameters are Register afc_ki_kp, Field afc_ki = 9 and Register afc_ki_kp, Field afc_kp = 9. An example of AFC performance for a selection of data rates is given in Table 31. The maximum AFC correction range is set by Register afc_range, Field max_afc_range. It has a resolution of 1 kHz. This setting helps prevent the AFC loop from attempting to acquire signals outside the frequency range of interest. The AFC detects and corrects frequency errors up to ±max_afc_range from the programmed channel frequency. The nominal channel frequency is set by the frequency control word, ch_freq[23:0]. The max_afc_range value is generally set to less than half the bandwidth of the baseband filter. postdemod_bw = roundoff(17 × 10−5 × (0.75 × data rate[bps]) − 4 × 10−11(0.75 × data rate[bps])2) Refer to the Device Configuration section for recommended postdemodulator filter settings and for example data rates. Clock and Data Recovery (CDR) An oversampled digital clock and data recovery (CDR) PLL is used to resynchronize the received bit stream to a local clock in all modulation modes. The data rate of the CDR is set by Register dr0, Field data_rate_high (0x30E[7:0]) and Register dr1, Field data_rate_low (0x30F[7:0]). The maximum data rate tolerance of the CDR PLL is determined by the number of bit transitions in the transmitted packet. For example, if using GFSK/FSK with a 101010… preamble, a maximum tolerance of ±3.0% of the data rate is achieved. This tolerance is reduced during the recovery of the remainder of the packet where data transitions may not occur on regular intervals. However, it is possible to tolerate uncoded payload data fields and payload data fields with long run length coding constraints if the data rate tolerance and packet length are both constrained. More details of CDR operation using uncoded packet formats are described in the AN-915 Application Note. The CDR is designed for fast acquisition of the recovered symbols during the preamble and typically achieves bit synchronization within five symbol transitions of preamble. Table 31. Example AFC Performance Parameter Preamble Length Frequency Error Tolerance with AFC Maximum AFC Correction Range Frequency Error Tolerance Without AFC 2000 kbps, fDEV = ±500 kHz 11 bytes ±165 kHz ±80 kHz ±55 kHz Rev. 0 | Page 59 of 108 500 kbps, fDEV = ±250 kHz 7 bytes ±190 kHz ±80 kHz ±90 kHz ADF7242 Receiver Calibration in GFSK/FSK Mode GFSK/FSK Receive Timing and Control The receive path is calibrated each time an RC_RX command is issued. The sequence is identical for IEEE 802.15.4 and GFSK/FSK mode of operation; the timing parameters, however, are different. Figure 94 outlines the synthesizer and receive path calibration sequence and timing for the GFSK/FSK mode of operation. (See the Receiver Calibration section for information on which calibration stages are mandatory and which are optional.) GFSK/FSK receive mode is enabled by setting Register rc_cfg, Field rc_mode = 3 (0x13E[7:0]). See the SPORT Interface section for details. Figure 95 shows the timing and control sequence for GFSK/FSK SPORT mode. Figure 96 shows the timing and control sequence for GFSK/FSK packet mode. In GFSK/FSK reception, the total receiver calibration time is 664 μs. Assuming that Register delaycfg0, Field rx_mac_delay (0x109[7:0]) remains at the default delay setting of 192 μs, this requires Register delaycfg2, Field mac_delay_ext (0x10B[7:0]) to be set to 472 μs. Optimal receiver performance is achieved when no input signal is present during the receiver MAC delay. 192µs 472µs TO 1020µs rx_mac_delay INIT VCO_cal 18µs 52µs mac_delay_ext SYNTH OCL SETTLING STATIC 80µs 10µs OCL DYNAMIC 404µs 08912-026 SKIPPED IF REGISTER vco_cal_cfg, FIELD skip_vco_cal = 15 664µs Figure 94. Receive Path Calibration, GFSK/FSK Mode RECEIVED PACKET In order for the RC_READY interrupt to be generated at the correct time, Register delaycfg2, Field mac_delay_ext must be set to 0x76 (472 μs). If this value is set, the total MAC delay in GFSK/FSK receive mode is 664 μs. For applications requiring fast turnaround times, it is recommended that Register delaycfg2, Field mac_delay_ext be set to 0x00. In this case, the RC_ READY interrupt should be ignored because the calibration time is still 664 μs. Following the receiver MAC delay, the transceiver enters the RX state. The transceiver starts to search for a valid preamble/sync word. If enabled, an rx_sfd interrupt is asserted when a preamble followed by the correct sync word has been received. In GFSK/ FSK SPORT mode, the framing signal appearing on the IRQ2_ TRFS_GP2 output provides more accurate timing information than the rx_sfd interrupt and no rx_pkt_rcvd interrupt is generated. A command to enter an alternative state must be issued to exit the RX state. PREAMBLE SFD PHR PSDU RC_PHY_RDY RC_RX RC_STATUS PREVIOUS STATE RX PHY_RDY rx_mac_delay + mac_delay_ext OPERATION RX CALIBRATION SYNC SEARCH 08912-023 REGISTER irq_src1, FIELD rx_sfd REGISTER irq_src0, FIELD rc_ready Figure 95. RX Timing and Control GFSK/FSK SPORT Mode PREAMBLE RECEIVED PACKET SWD PAYLOAD POSTAMBLE RC_TX RC_STATUS PREVIOUS STATE TX PHY_RDY FIELD rx_mac_delay + mac_delay_extension OPERATION RX CALIBRATION SWD SEARCH REGISTER irq_src0, FIELD rc_ready 08912-093 REGISTER irq_src0, FIELD rx_sfd REGISTER irq_src0, FIELD rx_pkt_rcvd Figure 96. RX Timing and Control GFSK/FSK Packet Mode Rev. 0 | Page 60 of 108 ADF7242 RECEIVER RADIO BLOCKS Offset Correction Loop (OCL) Baseband Filter The ADF7242 is equipped with a fast and autonomous offset correction loop (OCL), which cancels both static and dynamic time-varying offset voltages present in the zero-IF receiver path. In IEEE 802.15.4 mode, the OCL operates continuously and is not constrained by the formatting, timing, or synchronization of the data being received. In GFSK/FSK mode, the OCL is active only during the receive path calibration phase. After minimizing the offset voltage, the OCL is automatically frozen until the next RC_RX command is issued. This scheme allows the ADF7242 to maintain its RF sensitivity independent of any data formatting constraints in the GFSK/FSK mode. The scheme is also suitable for fast hopping spread-spectrum (FHSS) communication systems. However, because the offset voltages in the receive path are subject to drift over time, there is an upper limit on the channel dwell time. When operating in GFSK/FSK mode, it is recommended to re-issue the RC_RX command at least every 400 ms. It is recommended to use the values listed in the Device Configuration section for the configuration registers pertaining to the offset correction loop. Baseband filtering on the ADF7242 is accomplished by a cascade of analog and digital filters. The single-sided 3 dB bandwidth of the analog baseband filter is programmable from 555 kHz to 1126 kHz through Register rxfe_cfg, Field rxbb_bw_ana (0x39B[3:0]). The bandwidth of the digital filter can be set with Register iirf_cfg, Field iir_stage1_bw (0x389[1:0]) and Register iirf_cfg, Field iir_stage2_bw (0x389[4:2]). The recommended settings for these registers given in the Device Configuration section are based on the modulation parameters shown in Table 22 in the Transmitter section. These settings assume a crystal frequency tolerance of ±20 ppm for GFSK/FSK mode and ±40 ppm for IEEE 802.15.4-2006 mode. Any changes in Register rxfe_cfg, Field rxbb_bw_ana take effect only upon transition from the idle to the PHY_RDY state. Table 32 shows example bandwidths for the analog and digital filters. Table 32. Analog and Digital Filter Parameters Analog Filter Register rxfe_cfg, Field One-Sided 3 dB rxbb_bw_ana (0x39B[3:0]) Bandwidth (kHz) 14 1126 14 1086 13 1029 12 991 11 927 10 867 9 797 8 730 7 655 6 555 Register iirf_cfg, Field iir_stage1_bw (0x389[1:0]) 2 2 2 Rev. 0 | Page 61 of 108 Digital Filter Register iirf_cfg, Field iir_stage2_bw (0x389[4:2]). 2 3 4 One-Sided 3 dB Bandwidth (kHz) 480 320 260 ADF7242 Automatic Gain Control (AGC) and Receive Signal Strength Indicator (RSSI) where The ADF7242 AGC circuit features fast overload recovery using dynamic bandwidth adjustments for fast preamble acquisition and optimum utilization of the dynamic range of the receiver path. The radio controller automatically enables the AGC after an offset correction phase, which is carried out when the transceiver enters the RX state. The optimum AGC configuration parameters depend on the selected data rate, the modulation format, and the configuration of the receiver offset correction loop. The recommended settings for the AGC configuration registers based on the modulation parameters, shown in Table 22, are given in the Device Configuration section. In GFSK/FSK mode, it is possible to lock the AGC and prevent further gain updates after the reception of the preamble using Register fsk_preamble_config, Field fsk_agc_lock_after_ preamble. The RSSI readback value is continuously updated while the ADF7242 is in the RX state. The result is provided in Register rrb, Field rssi_readback (0x30C[7:0]) in decibels relative to 1 mW (dBm) using signed twos complement notation. The RSSI averaging window is synchronized with the start of the active RX phase at the end of the MAC delay following an RC_RX command. The RSSI averaging time is programmable with Register agc_cfg5, Field rssi_avg_time (0x3B9[1:0]), and depends on the AGC update rate according to the following formula: α = 2 + (Register agc_cfg5, Field agc_filt2_tavg1) +(Register agc_cfg6, Field agc_filt2_tavg2) + (Register agc_cfg5, Field rssi_avg_time) In IEEE 802.15.4-2006 mode, the default RSSI averaging period of 128 μs, or eight symbol periods, must be used for compliance with the IEEE 802.15.4-2006 standard. If the ADF7242 is operating in the IEEE 802.15.4-2006 packet mode, the RSSI of received frames is measured and stored together with the frame in RX_BUFFER. The RSSI is measured in a window with a length of eight symbols immediately following the detected SFD. The result is then stored in place of the first byte of the FCS of the received frame in RX_BUFFER. For GFSK/FSK mode, the optimum RSSI averaging time is application dependent and the default settings should be appropriate for most applications. It is also possible to compensate for systematic errors of the measured RSSI value and/or production tolerances by adjusting the RSSI readback value by an offset value that can be programmed in Register agc_cfg5, Field rssi_offs (0x3B9[4:2]). The adjustment resolution is in 1 dB steps. T_avg_rssi = 77 ns × 2α Rev. 0 | Page 62 of 108 ADF7242 SPORT INTERFACE The SPORT interface is a high speed synchronous serial interface suitable for interfacing to a wide variety of MCUs and DSPs, without the use of glue logic. These include, among others, the ADSP-21xx, SHARC, TigerSHARC and Blackfin DSPs. Figure 116 and Figure 117 show typical application diagrams using one of the available SPORT modes. The interface uses four signals, a clock output (TRCLK_CKO_GP3), a receive data output (DR_GP0), a transmit data input (DT_GP1), and a framing signal output (IRQ2_TRFS_GP2). The IRQ2 output functionality is not available while the SPORT interface is enabled. The SPORT interface supports GFSK/FSK and IEEE 802.15.4 receive and transmit operations. When using GFSK/FSK mode, the polarity of the receive/transmit clock appearing on the TRCLK_CKO_GP3 output is programmable. A detailed overview of the function of the interface pins for each GFSK/FSK mode SPORT configuration is listed in Table 33. The corresponding list for IEEE 802.15.4 mode is listed in Table 34. It is possible to use the SPORT interface for transmitting IEEE 802.15.4 frames by configuring the ADF7242 in 2 Mbps FSK mode (see Device Configuration section) and performing the symbol chipping operation externally. GFSK/FSK SPORT MODE GFSK/FSK SPORT Mode Transmit Operation Figure 97 illustrates the operation of the SPORT interface in the TX state. The SPORT interface is enabled by setting Register gp_cfg, Bit gpio_config = 1 or Bit gpio_config = 4 (0x32C[7:0]) depending on the desired clock polarity. When enabled, the data input of the transmitter is fully controlled by the SPORT interface. The transmit clock appears when the transmit MAC delay (tx_max_delay) has elapsed. The ADF7242 keeps transmitting the serial data presented at the DT_GP1 input until the TX state is exited by means of a command, for example, the RC_ PHY_RDY command. A timing diagram GFSK/FSK transmit SPORT mode is provided in Figure 13. GFSK/FSK SPORT Mode Receive Operation The SPORT interface supports GFSK/FSK receive operation with a number of modes to suit particular signaling requirements, as shown in Figure 98. For GFSK/FSK receive SPORT operation, set Register rc_cfg, Field rc_mode = 3 (0x13E[7:0]). This disables any packet-level processing by the packet manager. The operating mode of the SPORT interface can be configured through Register gp_cfg, Bit gpio_config (0x32C[7:0]). Table 33 shows an overview of all available configurations. The SPORT mode configurations gpio_config = 2, 3, 5, and 6 in Register gp_cfg provide synchronization with a programmable SWD. For these modes, the synchronization block must be configured with appropriate register writes as outlined in the GFSK/FSK Packet Mode Reception section, prior to issuing the RC_RX command. When in SPORT mode, received data continues to appear on the interface pins until the RC_RX command is reissued or the RX state is exited by means of an appropriate SPI command. The following SPORT operating modes can be selected. Register gp_cfg, Field gpio_config = 1 or Field gpio_config = 4 The data clock is enabled at the TRCLK_CKO_GP3 output together with the received data at the DR_GP0 output during the receiver MAC delay. The GFSK/FSK SWD is ignored in this configuration. The IRQ2_TRFS_GP2 output has no function. Figure 10 illustrates further timing details. Register gp_cfg, Field gpio_config = 2 or Field gpio_config = 5 When a preamble signal has been detected, the data clock and data signals start to appear at the TRCLK_CKO_GP3 and DR_GP0 output, respectively. The IRQ2_TRFS_GP2 output goes HIGH when the sync word has been detected in the received GFSK/FSK bit stream. Figure 11 shows more timing details. Register gp_cfg, Field gpio_config = 3 or Field gpio_config = 6 The data clock starts to appear at the TRCLK_CKO_GP3 output when a valid preamble and the SWD have both been detected in the received GFSK/FSK bit stream. The first active clock edge corresponds with the first data bit following the GFSK/FSK SWD appearing on the DR_GP0 output. The framing signal IRQ2_TRFS_GP2 goes high when the SWD has been detected in the received bit sequence. The DR_GP0 output signal should be ignored prior to the first active clock edge appearing on the TRCLK_CKO_GP3 output. Figure 12 illustrates the applicable timing details. SWD and Preamble in GFSK/FSK SPORT Mode To configure GFSK/FSK SPORT mode, set Register rc_cfg, Field rc_mode = 3 (0x13E[7:0]). The preamble length requirements and tolerance options described in the GFSK/FSK Packet Mode section also apply for SPORT mode. The ADF7242 can also support automatic detection of a SWD in SPORT mode. The ADF7242 SWD detection algorithm as described in the GFSK/FSK Packet Mode Reception section applies. There are a number of clock and data gating options available. Options include gating received data on preamble, or SWD detection. Refer to Table 33 for further details. Rev. 0 | Page 63 of 108 ADF7242 RC_PHY_RDY RC_TX REGISTER gp_cfg, FIELD gpio_config PREAMBLE SYNC PACKET tx_mac_delay TRCLK_CKO_GP3 08912-040 DT_GP1 1, (4) IRQ2_TRFS_GP2 Figure 97. SPORT Operation in GFSK/FSK TX State RC_RX REGISTER gp_cfg, FIELD gpio_config RC_PHY_RDY NOISE PREAMBLE SYNC PACKET NOISE rx_mac_delay TRCLK_CKO_GP3 DR_GP0 1, (4) IRQ2_TRFS_GP2 TRCLK_CKO_GP3 DR_GP0 2, (5) IRQ2_TRFS_GP2 TRCLK_CKO_GP3 08912-041 DR_GP0 3, (6) IRQ2_TRFS_GP2 Figure 98. Overview of SPORT Modes in GFSK/FSK RX State Table 33. GFSK/FSK Mode SPORT Interface Configurations Register gp_cfg, Bit gpio_config 1 2 3 4 5 6 IRQ2_TRFS_GP2 RX: not used, low TX: not used, low RX: goes high when sync match has been detected RX: goes high when sync match has been detected RX: not used, low TX: not used, low RX: goes high when sync match has been detected RX: goes high when sync match has been detected DR_GP0 RX: data output, changes at falling edge of data clock TX: not used RX: data output, changes at falling edge of data clock DT_GP1 RX: not used TX: data input, sampled at rising edge of data clock RX: not used TRCLK_CKO_GP3 RX: data clock TX: data clock RX: data output, changes at falling edge of data clock RX: not used RX: data clock, gated with detection of sync word RX: data output, changes at rising edge of data clock TX: not used RX: data output, changes at rising edge of data clock RX: not used TX: data input, sampled at falling edge of data clock RX: not used RX: data clock TX: data clock RX: data output, changes at rising edge of data clock RX: not used RX: data clock, gated with detection of sync word Rev. 0 | Page 64 of 108 RX: data clock, gated with detection of preamble RX: data clock, gated with detection of preamble ADF7242 IEEE 802.15.4-2006 SPORT MODE IEEE 802.15.4-2006 SPORT Mode Receive Operation The ADF7242 provides an IEEE 802.15.4-2006 operating mode in which the SPORT interface is active and the packet manager is bypassed. It allows the reception of packets of arbitrary length. The mode is enabled by setting Register rc_cfg, Field rc_mode = 2 (0x13E[7:0]) and Register gp_cfg, Field gpio_ config = 1 (0x32C[7:0]). When the SFD is detected, data and clock signals appear on the SPORT outputs, DR_GP0 and TRCLK_CKO_GP3, respectively. The SPORT interface remains active until an RC_RX command is reissued or the RX state is exited by another command. The rx_pkt_rvcd interrupt is not available in this mode. Figure 7 illustrates the timing for this configuration. Refer to Table 34 for details of pins relevant to the SPORT interface in IEEE 802.15.4-2006 mode. Receive Symbol Clock in IEEE 802.15.4-2006 SPORT Mode The ADF7242 offers a symbol clock output option during IEEE 802.15.4 packet reception. This option is useful when a tight timing synchronization between incoming packets and the network is required, and the SFD interrupt (rx_sfd) cannot be used to achieve this. When in IEEE 802.15.4-2006 packet mode (Register rc_cfg, Field rc_mode = 0), set Register gp_cfg, Field gpio_config = 7 (0x32C[7:0]) to enable the symbol clock output. IEEE 802.15.4-2006 SPORT Mode Transmit Operation IEEE 802.15.4-2006 TX SPORT mode is enabled by setting Register rc_cfg, Field rc_mode = 3. It is necessary for the host MCU to perform the IEEE 802.15.4 chipping sequence in this mode. The data, sent through the SPORT interface on Pin DT_GP1, should be synchronized with the clock signal that appears on Pin TRCLK_CKO_GP3. Figure 9 shows the timing for this configuration. As in GFSK/FSK TX SPORT mode, the polarity of this clock signal can be set by Register gp_cfg, Field gpio_config. The tx_pkt_sent interrupt is not available in this mode. See Table 34 for details of pins relevant to this SPORT mode. Table 34. IEEE 802.15.4 Mode SPORT Interface Configuration Register gp_cfg, Field gpio_config 3 Register rc_cfg, Field rc_mode 2 7 1 2 3 RX: ignore TX: ignore DR_GP0 RX: data output, changes at rising edge of data clock RX: Symbol 0 TX: ignore 4 3 TX: ignore TX: ignore IRQ2_TRFS_GP2 RX: ignore DT_GP1 RX: ignore RXEN_GP5 RX: ignore RXEN_GP6 RX: ignore TRCLK_CKO_GP3 RX: data clock RX: Symbol 1 TX: data input, sampled at rising edge of data clock TX: data input, sampled at falling edge of data clock RX: Symbol 2 TX: ignore RX: Symbol 3 TX: ignore RX: symbol clock TX: data clock TX: ignore TX: ignore TX: data clock Rev. 0 | Page 65 of 108 ADF7242 DEVICE CONFIGURATION Table 36 through to Table 42 detail the values that should be written to the register locations given in Table 35 to configure the ADF7242 in the desired mode of operation. After a cold start, or wake-up from sleep, it is necessary to configure the ADF7242. The device can be configured in four primary ways: an IEEE 802.15.4-2006 packet mode, an IEEE 802.15.4-2006 SPORT mode, and GFSK/FSK packet and GFSK/FSK SPORT modes. Registers applicable to the set-up each of the four primary modes are detailed in Table 35. If it is desired to transition from a GFSK/FSK mode to an IEEE.802.15.4-2006 mode, or vice-versa, it is necessary to first issue the RC_RESET command. Table 35. Register Writes Required to Configure the ADF7242 Register Group Description RFIO Port Packet/SPORT Mode Selection SPORT Mode Configuration Sync Word Sync Word Configuration Number of Preamble Bytes to Transmit Number of Preamble Validation Bytes Data Rate Frequency Deviation Discriminator BW Postdemodulation BW Digital Filter Settings Transmit Filters Analog Filter BW Synthesizer Lock Time AGC AGC Lock OCL AFC AFC Lock 1 2 Register(s) 0x39B 0x13E 0x32C 0x10C, 0x10D, 0x10E, 0x3F4 1 0x10F 0x102 IEEE 802.15.4 Packet Mode Yes IEEE 802.15.4 SPORT Mode Yes Yes1 Yes Yes1 FSK Packet Mode Yes Yes Yes Yes Yes FSK SPORT Mode Yes Yes Yes Yes Yes 0x3F3 2 Yes 0x30E, 0x30F 0x304 0x305 0x38B 0x389 0x306 0x39B 0x335 0x3B4, 0x3B6, 0x3B7, 0x3B8, 0x3BA, 0x3BC 0x3B2 0x3BF, 0x3C4, 0x3D2, 0x3D3,0x3D4, 0x3D5, 0x3D6, 0x3D7, 0x3E0 0x3F8, 0x3F9 0x3F7 Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes These apply only when the user wishes to program a nonstandard SFD. This register should only be written to in GFSK/FSK packet mode because the default setting of 0x05 is used in IEEE 802.15.4 packet mode. Rev. 0 | Page 66 of 108 ADF7242 Table 37. Settings Common to All GFSK/FSK Configurations CONFIGURATION VALUES COMMON TO IEEE 802.15.4 AND GFSK/FSK MODES If it is desired to use RF Port 1 rather than RF Port 2 (see the RF Port Configurations/Antenna Diversity section), the value specific to the desired operating mode given in Table 36 should be written to the relevant register field. Table 36. Settings Required to Select Between LNA Port 1 and LNA Port 2 Address 0x39B [6:4] Register Field rxfe_cfg, lna_sel Value 0x0: LNA1 0x1: LNA2 CONFIGURATION VALUES FOR GFSK/FSK PACKET AND SPORT MODES If it is desired to use either GFSK/FSK packet or SPORT mode, the host MCU should write the configuration values shown in Table 37 to the given register locations. These are common to all GFSK/FSK packet and SPORT modes. Depending on the desired data rate, the relevant values from Table 38 should also be written. Address 0x335 0x3B2 0x3B4 0x3B6 0x3B7 0x3B8 0x3BA 0x3BC 0x3BF 0x3C4 0x3D2 0x3D3 0x3D4 0x3D5 0x3D6 0x3D7 0x3E0 0x3F3 Register Name synt agc_cfg1 agc_max agc_cfg2 agc_cfg3 agc_cfg4 agc_cfg6 agc_cfg7 ocl_cfg0 ocl_cfg1 ocl_bw0 ocl_bw1 ocl_bw2 ocl_bw3 ocl_bw4 ocl_bws ocl_bw13 preamble_num_validate Value 0x28 0x34 0x80 0x37 0x2A 0x1D 0x24 0x7B 0x00 0x07 0x1A 0x19 0x1E 0x1E 0x1E 0x00 0xF0 0x01 Table 38. Data Rate-Specific GFSK/FSK Settings Address 0x102 1 0x304 0x305 0x306 0x30E 0x30F 0x389 0x38B 0x39B [3:0] 1 Register or Field Name fsk_preamble tx_fd dm_cfg0 tx_m dr0 dr1 Iirf_cfg dm_cfg1 rxfe_cfg, rxbb_bw_ana 50 kbps FSK 0x04 (6 bytes) 0x03 0x37 0x00 0x01 0xF4 0x17 0x08 0x6 62.5 kbps FSK 0x04 (6 bytes) 0x06 0x37 0x00 0x02 0x71 0x17 0x08 0x6 100 kbps FSK 0x05 (7 bytes) 0x03 0x6B 0x00 0x03 0xE8 0x17 0x0D 0x6 125 kbps FSK 0x05 (7 bytes) 0x06 0x37 0x00 0x04 0xE2 0x17 0x11 0x6 250 kbps GFSK 0x05 (7 bytes) 0x0D 0x19 0x02 0x09 0xC4 0x12 0x20 0x6 500 kbps GFSK 0x05 (7 bytes) 0x19 0x0D 0x03 0x13 0x88 0x0A 0x3D 0x6 1 Mbps GFSK 0x07 (9 bytes) 0x19 0x0D 0x03 0x27 0x10 0x05 0x6E 0x6 2 Mbps GFSK 0x09 (11 bytes) 0x32 0x06 0x03 0x4E 0x20 0x05 0xAA 0xD This register should be written to in GFSK/FSK packet mode only. The preamble length transmitted that is given in this table is correct for the values of Register preamble_num_validate given in Table 37 and Register sync_config given in Table 40, where sync_word0 is padded with one byte of preamble. Refer to the Transmitter in GFSK/FSK Mode section for details. Rev. 0 | Page 67 of 108 ADF7242 To select between packet mode and SPORT mode for GFSK/FSK, write the values given in Table 39. To enable the AFC, write the values given in Table 41. Table 39. Settings for GFSK/FSK Packet and SPORT Modes Address 0x3F7 Register Name afc_cfg Value 0x07 0x3F8 afc_ki_kp 0x99 0x3F9 afc_range 0x50 Address 0x13E 0x32C Register Name rc_cfg gp_cfg Packet Mode 0x04 N/A Table 41. AFC Configuration Settings for GFSK/FSK SPORT Mode 0x03 Refer to Table 33 Table 40 gives recommended sync word configuration values. In this example, the sync word length is set to 16 bits so that the sync word will be 0x7F31. Any bits in the sync_word0, sync_ word1, or sync_word2 register that are excluded by the setting in sync_len must be filled with preamble pattern. Refer to the Receiver in GFSK/FSK Mode section of the datasheet for details. Table 40. Example Sync Word Configuration for GFSK/FSK Address 0x10C Register or Field Name sync_word0 Value 0x31 0x10D sync_word1 0x7F 0x10E sync_word2 0xAA 0x10F[6:5] sync_config, sync_tol sync_config, sync_len 0x0 0x10F [4:0] 0x10 Comment Sync word is fully programmable. Sync word is fully programmable. Sync word is fully programmable. A sync word tolerance of 0 errors is recommended. This should match the desired sync word set in Register 0x10C to Register 0x10E. Comment By default, AFC is locked on preamble detection. Default AFC ki and kp values. The AFC pull-in range is programmable. Here it is set to ±80 kHz. CONFIGURATION VALUES FOR IEEE 802.15.42006 PACKET AND SPORT MODES No register writes are required to configure IEEE 802.15.4 packet mode unless it is desired to select RF Port 1 rather than RF Port 2. For SPORT mode, the values detailed in Table 42 should be written to the ADF7242. Table 42. IEEE 802.15.4 Configuration Settings Address 0x13E 0x306 0x32C Register Name rc_cfg tx_m gp_cfg Packet Mode N/A N/A N/A SPORT Mode See Table 34 0x01 See Table 34 Note that, if it is desired to use a nonstandard SFD, an additional register write is required. Refer to the IEEE 802.15.42006 Programmable SFD section for details. Rev. 0 | Page 68 of 108 ADF7242 RF PORT CONFIGURATIONS/ANTENNA DIVERSITY ADF7242 is equipped with two fully differential RF ports. Port 1 is capable of receiving, whereas Port 2 is capable of receiving or transmitting. RF Port 1 comprises Pin RFIO1P and Pin RFIO1N, and RF Port 2 comprises Pin RFIO2P and Pin RFIO2N. Only one of the two RF ports can be active at any one time. advisable to synchronize the antenna selection phase with the preamble component of the packet. In a static communication system, it is often sufficient to select the optimum antenna once. Configuration C Configuration C shows that connecting an external PA and/or LNA is possible with a single external receive/transmit switch. The PA transmits on RF Port 2. RF Port 1 is configured as the receive input (Register rxfe_cfg, Field lna_sel = 0). The availability of two RF ports facilitates the use of switched antenna diversity and results in a simplified application circuit if the ADF7242 is connected to an external LNA and/or PA. Port selection for receive operation is configured through Register rxfe_cfg, Field lna_sel (0x39B[6:4]). Configuration B ADF7242 provides two signals, RXEN_GP6 and TXEN_GP5, to automatically enable an external LNA and/or a PA. If Register ext_ctrl, Bit txen_en = 1, the ADF7242 outputs a logic high level at the TXEN_GP5 pin while in TX state, and a logic low level while in any other state. If Register ext_ctrl, Bit rxen_en = 1, the ADF7242 outputs a logic high level at the RXEN_GP6 pin while in RX state and a logic low level while in any other state. Configuration B shows a dual-antenna configuration that is suitable for switched antenna diversity. In this case, the link margin can be maximized by comparing the RSSI level of the signal received on each antenna and thus selecting the optimum antenna. In addition, for IEEE 802.15.4-2006 mode the SQI value in Register lrb, Field sqi_readback can be used in the antenna selection decision. The RXEN_GP6 and TXEN_GP5 outputs have high impedance in the sleep state. Therefore, appropriate pull-down resistors must be provided to define the correct state of these signals during power-down. See the PA Ramping Controller section for further details on the use of an external PA, including details of the integrated biasing block, which simplifies connection to PA circuits based upon a single FET. Suitable algorithms for the selection of the optimum antenna depend on the particulars of the underlying communication system. Switching between two antennas is likely to cause a short interruption of the received data stream. Therefore, it is Configuration D Configuration A Configuration A of Figure 99, is the default connection, where a single antenna is connected to RF Port 2. This selection is made by setting Register rxfe_cfg, Field lna_sel = 1 (default setting). Configuration D is similar to Configuration A, except that a dipole antenna is used. In this case, a balun is not required. RFIO1P RFIO1P 4 LNA BALUN RFIO1N 5 RFIO1N 4 LNA 5 PA RFIO2P BALUN RFIO2N PA RFIO2P 6 LNA BALUN 7 A LNA 7 B RXEN_GP6 RFIO1P LNA RFIO2N 6 BALUN RFIO1N 26 RFIO1P 4 4 LNA LNA 5 RFIO1N 5 PA RFIO2P PA BALUN RFIO2N PA RFIO2P 6 LNA 7 MATCH NETWORK RFIO2N LNA 7 08912-021 TXEN_GP5 6 25 D C Figure 99. RF Interface Configuration Options (A: Single Antenna; B: Antenna Diversity; C: External LNA/PA; D: Dipole Antenna) Rev. 0 | Page 69 of 108 ADF7242 AUXILLARY FUNCTIONS TEMPERTURE SENSOR WAKE-UP CONTROLLER (WUC) To perform a temperature measurement, the MEAS state is invoked using the RC_MEAS command. The result can be read back from Register adc_rbk, Field adc_out (0x3AE[5:0]). Averaging multiple readings improves the accuracy of the result. The temperature sensor has an operating range from −40°C to +85°C. Circuit Description The die (ambient) temperature is calculated as follows: tdie = (4.72°C × Register adc_rbk, Field adc_out) + 65.58°C + correction value. where correction value can be determined by performing a readback at a single known temperature. Note also that averaging a number of ADC readbacks can improve the accuracy of the temperature measurement. BATTERY MONITOR The battery monitor features very low power consumption and can be used in any state other than the sleep state. The battery monitor generates a batt_alert interrupt for the host MCU when the battery voltage drops below the programmed threshold voltage. The default threshold voltage is 1.7 V, and can be increased in 62 mV steps to 3.6 V with Register bm_cfg, Field battmon_voltage (0x3E6[4:0]). The ADF7242 features a 16-bit wake-up timer with a programmable prescaler. The 32.768 kHz RC oscillator or the 32.768 kHz external crystal provides the clock source for the timer. This tick rate clocks a 3-bit programmable prescaler whose output clocks a preloadable 16-bit down counter. An overview of the timer circuit is shown in Figure 100 lists the possible division rates for the prescaler. This combination of programmable prescaler and 16-bit down counter gives a total WUC range of 30.52 μs to 36.4 hours. Table 43. Prescaler Division Factors timer_prescal (0x316[2:0]) 000 001 010 011 100 101 110 111 32.768 kHz Divider 1 4 8 16 128 1024 81,92 65,536 Tick Period 30.52 μs 122.1 μs 244.1 μs 488.3 μs 3.91 ms 31.25 ms 250 ms 2000 ms An interrupt generated when the wake-up timer has timed out can be enabled in Register irq1_en0 or Register irq2_en0. HARDWARE TIMER tmr_cfg1[6:3] (ADDRESS 0x317) tmr_cfg0[2:0] (ADDRESS 0x316) tmr_rld0[15:8], tmr_rld1[7:0] (ADDRESS 0x318, 0x319) 32.768kHz RC OSCILLATOR PRESCALER TICK RATE 16-BIT DOWN COUNTER WAKE UP irq_src0[2] (ADDRESS 0x3CB) 08912-042 32.768kHz XTAL 32.768kHz Figure 100. Hardware Wake-Up Timer Diagram Rev. 0 | Page 70 of 108 ADF7242 WUC Configuration and Operation The wake-up timer can be configured as follows: • • The clock signal for the timer is taken from the external 32.768 kHz crystal or the internal RC oscillator. This is selectable via Register tmr_cfg1, Bit sleep_config (0x317[6:3]). A 3-bit prescaler, which is programmable via Register tmr_cfg0, Bit timer_prescal (0x316[2:0]) determines the tick period. This is followed by a preloadable 16-bit down counter. After the clock is selected, the reload value for the down counter (tmr_rld0 and tmr_rld1) and the prescaler values (Register tmr_cfg0, Bit timer_prescal) can be programmed. When the clock has been enabled, the counter starts to count down at the tick rate starting from the reload value. If wake-up interrupts are enabled, the timer unit generates an interrupt when the timer value reaches 0x0000. When armed, the wake-up interrupt triggers a wake-up from sleep. The reliable generation of wake-up interrupts requires the WUC timeout flag to be reset immediately after the reload value has been programmed. To do this, first write 1and then write 0 to Register tmr_ctrl, Field wake_timer_flag_reset. To enable automatic wake-up from the sleep state, arm the timer unit for wake-up operation by writing 1 to Register tmr_cfg1, Field wake_on_timeout. After writing this sequence to the ADF7242, a sleep command can be issued. Calibrating the RC oscillator The RC oscillator is not automatically calibrated. If it is desired to use the RC oscillator as the clock source for the WUC, the host MCU should initiate a calibration. This can be performed at any time in advance of entering the sleep state. To perform a calibration, the host MCU should • • The calibration time is typically 1 ms. When the calibration is complete Register wuc_32khzosc_status, Field rc_osc_cal_ready is high. Following calibration, the host MCU can transition to the SLEEP_BBRAM_RCO sleep state, by following the full procedure given in the WUC Configuration and Operation section. TRANSMIT TEST MODES The ADF7242 has various transmit test modes that can be used in IEEE 802.15.4-2006 and GFSK/FSK SPORT modes. These test modes can be enabled by writing to Register tx_fsk_test (Location 0x3F0), as described in Table 44. A continuous packet transmission mode is also available in IEEE 802.15.4-2006 and GFSK/FSK packet modes. This mode can be enabled using the following procedure: 1. 2. 3. 4. 5. 6. An IEEE 80.215.4-2006 or a GFSK/FSK packet with random payload should be written to TX_BUFFER as described in the Transmitter section. It is recommended to use a packet with the maximum length of 127 bytes. Set Register buffercfg, Field trx_mac_delay = 1. Set Register buffercfg, Field tx_buffer_mode = 3. Set Register pkt_cfg, Field skip_synth_settle = 1. Issue Command RC_TX. The transmitter continuously transmits the packet stored in TX_BUFFER. If Command RC_PHY_RDY is issued at any point after this step, all the preceding configuration registers must be rewritten to the device before reissuing Command RC_TX. Note that the transmitter momentarily transmits an RF carrier between packets due to a finite delay from when the packet handler finishes transmitting a packet in TX_BUFFER and going back to transmit the start of TX_BUFFER again. Set Register tmr_ctrl, Field wuc_rc_osc_cal = 0 Set Register tmr_ctrl, Field wuc_rc_osc_cal = 1 Table 44. 0x3F0: tx_fsk_test Bit [7:4] 3 2 1 0 Name Reserved zero_only one_only carrier_only Reserved R/W R/W R/W R/W R/W R/W Reset Value 2 0 0 0 0 Description Reserved, set to default. Transmit 0 only (fCH − fDEV) in GFSK/FSK sport mode. Transmit 1 only (fCH + fDEV) in GFSK/FSK sport mode. Transmits unmodulated tone at the programmed frequency fCH. Reserved, set to default. Rev. 0 | Page 71 of 108 ADF7242 SERIAL PERIPHERAL INTERFACE (SPI) The ADF7242 is equipped with a 4-wire SPI interface, using the SCLK, MISO, MOSI, and CS pins. The ADF7242 always acts as a slave to the host MCU. Figure 101 shows an example connection diagram between the host MCU and the ADF7242. The diagram also shows the direction of the signal flow for each pin. The SPI interface is active and the MISO output enabled only while the CS input is low. The interface uses a word length of eight bits, which is compatible with the SPI hardware of most microprocessors. The data transfer through the SPI interface occurs with the most significant bit of address and data first. Refer to Figure 3 for the SPI interface timing diagram. The MOSI input is sampled at the rising edge of SCLK. As commands or data are shifted in from the MOSI input at the SCLK rising edge, the status word or data is shifted out at the MISO pin synchronous with the SCLK clock falling edge. If CS is brought low, the most significant bit of the status word appears on the MISO output without the need for a rising clock edge on the SCLK input. VBAT CS PF1 SCLK SCLK MOSI MOSI MISO MISO IRQ1_GP4 GPI IRQ2_TRFS_GP2 RFS DR_GP0 DR DT_GP1 DT TRCLK_CKO_GP3 ADSP-21xx OR BLACKFIN DSP RSCLK TSCLK 08912-031 ADF7242 Figure 101. SPI Interface Connection COMMAND ACCESS The ADF7242 is controlled through commands. Command words are single-byte instructions that control the state transitions of the radio controller and access to the registers and packet RAM. The complete list of valid commands is given in Table 45. Commands with the RC prefix are handled by the radio controller, whereas memory access commands, which have the SPI prefix are handled by an independent controller. Thus, SPI commands can be issued independent of the state of the radio controller. A command is initiated by bringing CS low and shifting in the command word over the SPI as shown in Figure 102. All commands are executed after CS goes high again or at the next positive edge of the SCLK input. The latter condition occurs in the case of a memory access command. In this case, the command is executed on the positive SCLK clock edge corresponding to the most significant bit of the first parameter word. The CS input must be brought high again after a command has been shifted into the ADF7242 to enable the recognition of successive command words. This is because a single command can be issued only during a CS low period (with the exception of a double NOP command). CS MOSI RC OR SPI COMMAND MISO STATUS 08912-038 GENERAL CHARACTERISTICS Figure 102. Command Write The execution of certain commands by the radio controller may take several instruction cycles, during which the radio controller unit is busy. Prior to issuing a radio controller command, it is, therefore, necessary to read the status word to determine if the ADF7242 is ready to accept a new radio controller command. This is best accomplished by shifting in SPI_NOP commands, which cause status words to be shifted out. The RC_READY variable is used to indicate when the radio controller is ready to accept a new RC command, whereas the SPI_READY variable indicates when the memory can be accessed. To take the burden of repeatedly polling the status word off the host MCU for complex commands such as RC_RX, RX_TX, and RC_PHY_RDY, the IRQ handler can be configured to generate an RC_READY interrupt. See the Interrupt Controller section for details. Otherwise, the user can program timeout periods according to the command execution times provided under the state transition timing given in Table 10 and Table 11. STATUS WORD The status word of the ADF7242 is automatically returned over the MISO each time a byte is transferred over the MOSI. The meaning of the various status word bit fields is illustrated in Table 46. The RC_STATUS field reflects the current state of the radio controller. By definition, RC_STATUS reflects the state of a completed state transition. During the state transition, RC_STATUS maintains the value of the state from which the state transition was invoked. Rev. 0 | Page 72 of 108 ADF7242 Table 45. Command List Command SPI_NOP SPI_PKT_WR Code 0xFF 0x10 SPI_PKT_RD 0x30 SPI_MEM_WR SPI_MEM_RD SPI_MEMR_WR SPI_MEMR_RD SPI_PRAM_WR RC_SLEEP RC_IDLE RC_PHY_RDY RC_RX RC_TX RC_MEAS RC_CCA RC_PC_RESET 0x18 + memory address[10:8] 0x38 + memory address[10:8] 0x08 + memory address[10:8] 0x28 + memory address[10:8] 0x1E 0xB1 0xB2 0xB3 0xB4 0xB5 0xB6 0xB7 0xC7 RC_RESET 0xC8 Description No operation. Use for dummy writes. Write data to the packet RAM starting from the transmit packet base address pointer, Register txpb, Field tx_pkt_base (0x314[7:0]). Read data from the packet RAM starting from the receive packet base address pointer, Register rxpb, Field rx_pkt_base (0x315[7:0]). Write data to MCR or packet RAM sequentially. Read data from MCR or packet RAM sequentially. Write data to MCR or packet RAM as a random block. Read data from MCR or packet RAM as a random block. Write data to the program RAM. Invoke transition of the radio controller into the sleep state Invoke transition of the radio controller into the idle state Invoke transition of the radio controller into the PHY_RDY state Invoke transition of the radio controller into the RX state Invoke transition of the radio controller into the TX state Invoke transition of the radio controller into the MEAS state Invoke clear channel assessment Program counter reset. This should only be used after a firmware download to the program RAM Resets the ADF7242 and puts it in the sleep state Table 46. SPI Status Word Bit 7 Name SPI_READY 6 IRQ_STATUS 5 RC_READY 4 CCA_RESULT [3:0] RC_STATUS Description 0: SPI is not ready for access. 1: SPI is ready for access. 0: no pending interrupt condition. 1: pending interrupt condition. (IRQ_STATUS = 1 when either the IRQ1_GP4 or IRQ2_TRFS_GP2 pin is high) 0: radio controller is not ready to accept RC_xx command strobe. 1: radio controller is ready to accept new RC_xx command strobe. 0: channel busy. 1: channel idle. Valid when Register irq_src1, Bit cca_complete (0x3CC[0]) is asserted. Radio controller status: 0: reserved. 1: idle. 2: MEAS. 3: PHY_RDY. 4: RX. 5: TX. 6 to 15: reserved. Rev. 0 | Page 73 of 108 ADF7242 MEMORY MAP The various memory locations used by the ADF7242 are shown in Figure 103. The radio control and packet management of the part are realized through the use of an 8-bit, custom processor and an embedded ROM. The processor executes instructions stored in the embedded program ROM. There is also a local RAM, subdivided into three sections, that is used as a data packet buffer, both for transmitted and received data (packet RAM), and for storing the radio and packet management configuration (BBRAM and MCR). The RAM addresses of these variables are 11 bits in length. BBRAM The 64-byte battery back-up, or BBRAM, is used to maintain settings needed at wake-up from sleep state by the wake-up controller. MODEM CONFIGURATION RAM (MCR) The 256-byte modem configuration RAM, or MCR, contains the various registers used for direct control or observation of the physical layer radio blocks of the ADF7242. Contents of the MCR are not retained in the sleep state. PROGRAM ROM The program ROM consists of 4 kB of nonvolatile memory. It contains the firmware code for radio control, packet management, and smart wake mode. PROGRAM RAM The program RAM consists of 2 kB of volatile memory. This memory space is used for various software modules, such as address filtering and CSMA/CA, which are available from Analog Devices. The software modules are downloaded to the program RAM memory space over the SPI by the host microprocessor. See the Program RAM Write subsection of the Memory Access section for details on how to write to the program RAM. PACKET RAM The packet RAM consists of 256 bytes of memory space from Address 0x000 to Address 0x0FF, as shown in Figure 103. This memory is allocated for storage of data from valid received packets and packet data to be transmitted. The packet manager stores received payload data at the memory location indicated by the value of Register rxpb, Field rx_pkt_base, the receive address pointer. The value of Register txpb, Field tx_pkt_base, the transmit address pointer, determines the start address of data to be transmitted by the packet manager. This memory can be arbitrarily assigned to store single or multiple transmit or receive packets, both with and without overlap as shown in Figure 104. The rx_pkt_base value should be chosen to ensure that there is enough allocated packet RAM space for the maximum receiver payload length. 11-BIT ADDRESSES 0x3FF REGISTER prampg, FIELD pram_page[3:0] ADDRESS [7:0] PROGRAM RAM 2kB MCR 256 BYTES 0x300 CS NOT USED MISO MOSI PROGRAM ROM 4kB SPI SCLK 0x13F BBRAM 64 BYTES 8-BIT PROCESSOR 0x100 0x0FF INSTRUCTION/DATA [7:0] ADDRESS/ DATA MUX ADDRESS[10:0] DATA[7:0] Figure 103. ADF7242 Memory Map Rev. 0 | Page 74 of 108 PACKET RAM 256 BYTES 0x000 08912-070 PACKET MANAGER CLOCK PACKET MANAGER SPI/PH MEMORY ARBITRATION ADF7242 TRANSMIT AND RECEIVE PACKET tx_pkt_base 0x000 tx_pkt_base rx_pkt_base 256-BYTE TRANSMIT OR RECEIVE PACKET 0x000 tx_pkt_base (PACKET 1) MULTIPLE TRANSMIT AND RECEIVE PACKETS 0x000 TRANSMIT PAYLOAD TRANSMIT PAYLOAD tx_pkt_base (PACKET 2) TRANSMIT PAYLOAD 2 rx_pkt_base (PACKET 1) TRANSMIT OR RECEIVE PAYLOAD rx_pkt_base RECEIVE PAYLOAD RECEIVE PAYLOAD rx_pkt_base (PACKET 2) 0x0FF 0x0FF Figure 104. Example Packet RAM Configurations Using the Transmit Packet and Receive Packet Address Pointers Rev. 0 | Page 75 of 108 0x0FF 08912-071 RECEIVE PAYLOAD 2 ADF7242 MEMORY ACCESS Memory locations are accessed by invoking the relevant SPI command. An 11-bit address is used to identify registers or locations in the memory space. The most significant three bits of the address are incorporated into the command by appending them as the LSBs of the command word. Figure 105 illustrates the command, address, and data partitioning. The various SPI memory access commands are different depending on the memory location being accessed. This is described in Table 47. An SPI command should be issued only if the SPI_READY bit of the status word is high. In addition, an SPI command should not be issued while the radio controller is initializing. SPI commands can be issued in any radio controller state including during state transition. CS SPI_MEM_WR MEMORY ADDRESS BITS[7:0] DATA BYTE 5 BITS MEMORY ADDRESS BITS[10:0] DATA n × 8 BITS 08912-072 MOSI Figure 105. SPI Memory Access Command/Address Format Table 47. Summary of SPI memory access commands SPI Command SPI_PKT_WR Command Value = 0x10 SPI_PKT_RD = 0x30 SPI_MEM_WR = 0x18 (packet RAM) = 0x19 (BBRAM) = 0x1B (MCR) = 0x38 (packet RAM) = 0x39 (BBRAM) = 0x3B (MCR) SPI_MEM_RD SPI_MEMR_WR SPI_MEMR_RD SPI_PRAM_WR SPI_PRAM_RD SPI_NOP = 0x08 (packet RAM) = 0x09 (BBRAM) = 0x0B (MCR) = 0x28 (packet RAM) = 0x29 (BBRAM) = 0x2B (MCR) =0x1E (program RAM) =0x3E (program RAM) = 0xFF Description Write telegram to the packet RAM starting from the transmit packet base address pointer, Register txpb, Field tx_pkt_base (0x314[7:0]). Read telegram from the packet RAM starting from receive packet base address pointer, Register rxpb, Field rx_pkt_base (0x315[7:0]). Write data to BBRAM, MCR, or packet RAM sequentially. An 11-bit address is used to identify memory locations. The most significant three bits of the address are incorporated into the command (xxxb). This command is followed by the remaining eight bits of the address. Read data from BBRAM, MCR, or packet RAM sequentially. An 11-bit address is used to identify memory locations. The most significant three bits of the address are incorporated into the command (xxxb). This command is followed by the remaining eight bits of the address, which is subsequently followed by the appropriate number of SPI_NOP commands. Write data to BBRAM/MCR or packet RAM at random. Read data from BBRAM/MCR or packet RAM at random. Write data to program RAM. Read data from program RAM No operation. Use for dummy writes when polling the status word and used as dummy data on the MOSI line when performing a memory read. Rev. 0 | Page 76 of 108 ADF7242 WRITING TO THE ADF7242 Block Write Packet RAM memory locations can be written to in block format using the SPI_PKT_WR. The SPI_PKT_WR command is 0x10. This command provides pointer-based write access to the packet RAM. The address of the location written to is calculated from the base address in Register txpb, Field tx_pkt_base (0x314[7:0]) plus an index. The index is zero for the first data word following the command word, and is auto-incremented for each consecutive data word written. The first data word following an SPI_PKT_WR command is thus stored in the location with Address txpb, Field tx_pkt_base (0x314[7:0]), the second in packet RAM location with Address txpb, Field tx_pkt_base + 1, and so on. This feature makes this command efficient for bulk writes of data that recurrently begin at the same address. Figure 106 shows the access sequence for Command SPI_PKT_WR. The MCR, BBRAM, and packet RAM memory locations can be written to in block format using the SPI_MEM_WR command. The SPI_MEM_WR command code is 00011xxxb, where xxxb represent Bits[10:8] of the first 11-bit address. If more than one data byte is written, the write address is automatically incremented for every byte sent until CS is set high, which terminates the memory access command. See Figure 107 for more details. The maximum block write for the MCR, packet RAM, and BBRAM memories are 256 bytes, 256 bytes, and 64 bytes, respectively. These maximum block-write lengths should not be exceeded. Example Write 0x00 to the rc_cfg register (Location 0x13E). • • • • • The first five bits of the SPI_MEM_WR command are 00011. The 11-bit address of rc_cfg is 00100111110. The first byte sent is 00011001 or 0x19. The second byte sent is 00111110 or 0x3E. The third byte sent is 0x00. Thus, 0x193F00 is written to the part. Random Address Write MCR, BBRAM, and packet RAM memory locations can be written to in random address format using the SPI_MEMR_WR command. The SPI_MEMR_WR command code is 00001xxxb, where xxxb represent Bits[10:8] of the 11-bit address. The lower eight bits of the address should follow this command and then the data byte to be written to the address. The lower eight bits of the next address are entered followed by the data for that address until all required addresses within that block are written, as shown in Figure 108. Note that the SPI_MEMR_WR command facilitates the modification of individual elements of a packet in RX_BUFFER and TX_BUFFER without the need to download and upload an entire packet. The address location of a particular byte in RX_BUFFER and TX_BUFFER in the packet RAM is determined by adding the relative location of a byte to Address Pointer rx_pkt_base (Register rxpb; 0x315[7:0]) or Address Pointer tx_pkt_base (Register txpb; 0x314[7:0]), respectively. Program RAM Write The program RAM can only be written to using the memory block write, as illustrated in Figure 109. The SPI_PRAM_WR command is 0x1E. The program RAM is organized in eight pages with a length of 256 bytes each. The code module must be stored in the program RAM starting from Address 0x0000, or Address 0x00 in Page 0. The current program RAM page is selected with Register prampg, Field pram_page (0x313[3:0]). Prior to uploading the program RAM, the radio controller code module must be divided into blocks of 256 bytes commensurate with the size of the program RAM pages. Each 256-byte block is uploaded into the currently selected program RAM page using the SPI_PRAM_WR command. Figure 109 illustrates the sequence required for uploading a code block of 256 bytes to a PRAM page. The SPI_PRAM_WR command code is followed by Address Byte 0x00 to align the code block with the base address of the program RAM page. Figure 110 shows the overall upload sequence. With the exception of the last page written to the program RAM, all pages must be filled with 256 bytes of module code. READING FROM THE ADF7242 Block Read Command SPI_PKT_RD provides pointer-based read access from the packet RAM. The SPI_PKT_RD command is 0x30. The address of the location to be read is calculated from the base address in Register rxpb, Field rx_pkt_base plus an index. The index is zero for the first readback word. It is auto-incremented for each consecutive SPI_NOP command. The first data byte following a SPI_PKT_RD command is invalid and should be ignored. Figure 111 shows the access sequence for Command SPI_PKT_RD. The SPI_MEM_RD command can be used to perform a block read of MCR, BBRAM, and packet RAM memory locations. The SPI_MEM_RD command code is 00111xxxb, where xxxb represent Bits[10:8] of the first 11-bit address. This command is followed by the remaining eight bits of the address to be read and then two SPI_NOP commands (dummy byte). The first byte available after writing the address should be ignored, with the second byte constituting valid data. If more than one data byte is to be read, the read address is automatically incremented for subsequent SPI_NOP commands sent. See Figure 112 for more details. Random Address Read MCR, BBRAM, and Packet RAM memory locations can be read from in a nonsequential manner using the SPI_MEMR_RD command. The SPI_MEMR_RD command code is 00101xxxb, where xxxb represent Bits[10:8] of the 11-bit address. This command is followed by the remaining eight bits of the address to be written and then two SPI_NOP commands (dummy byte). Rev. 0 | Page 77 of 108 ADF7242 Thus, 0x393EFFFF is written to the part. The data byte from memory is available on the second SPI_NOP command. For each subsequent read, an 8-bit address should be followed by two SPI_NOP commands as shown in Figure 113. The value shifted out on the MISO line while the fourth byte is sent is the value stored in the rc_cfg register. Example This allows individual elements of a packet in RX_BUFFER and TX_BUFFER to be read without the need to download the entire packet. Read the value stored in the rc_cfg register. The first five bits of the SPI_MEM_RD command are 00111. The 11-bit address of rc_cfg register is 00100111111. The first byte sent is 00111001, or 0x39. The second byte sent is 00111110, or 0x3E. The third byte sent is 0xFF (SPI_NOP). The fourth byte sent is 0xFF. Program RAM Read The SPI_PRAM_RD command is used to read from the program RAM. This may be performed to verify that a firmware module has been correctly written to the program RAM. Like the SPI_PRAM_WR command, the host MCU must select the program RAM page to read via Register prampg, Field pram_page. Following this, the host MCU may use the SPI_PRAM_RD command to block read the selected program RAM page. The structure of this command is identical to the SPI_MEM_RD command. MOSI SPI_PKT_WR MISO STATUS DATA FOR ADDRESS DATA FOR ADDRESS DATA FOR ADDRESS DATA FOR ADDRESS DATA FOR ADDRESS [tx_pkt_base] [tx_pkt_base + 1] [tx_pkt_base + 2] [tx_pkt_base + 3] [tx_pkt_base + N] STATUS STATUS STATUS STATUS STATUS 08912-033 [Max N = (256 – tx_pkt_base)] CS Figure 106. Packet RAM Write (tx_pkt_base is the address base pointer value for TX, which is programmed in Register txbp, Bit tx_pkt_base.) MOSI SPI_MEM_WR ADDRESS DATA FOR [ADDRESS] DATA FOR [ADDRESS + 1] DATA FOR [ADDRESS + 2] DATA FOR [ADDRESS + N] MISO STATUS STATUS STATUS STATUS STATUS STATUS 08912-032 [Max N = (256 – INITIAL ADDRESS)] CS Figure 107. Memory (Register or Packet RAM) Block Write CS MOSI SPI_MEMR_WR ADDRESS 1 DATA 1 ADDRESS 2 DATA 2 DATA N MISO STATUS STATUS STATUS STATUS STATUS STATUS Figure 108. Memory (Register or Packet RAM) Random Address Write Rev. 0 | Page 78 of 108 08912-036 • • • • • • ADF7242 MOSI SPI_MEM_WR +0x03 0x13 PAGE NUMBER n SPI_PRAM_WR 0x00 CODE[0x00] CODE[0xFF] MISO STATUS STATUS STATUS STATUS STATUS STATUS STATUS SET PRAM PAGE NUMBER n 08912-073 CS UPLOAD 256 BYTES OF CODE TO PRAM PAGE NUMBER n SET PRAM PAGE 0 DOWNLOAD 256 BYTES BLOCK 0 DOWNLOAD 256 BYTES BLOCK 0 SET PRAM PAGE 1 SET PRAM PAGE 2 TO PRAM PAGE 0 TO PRAM PAGE 1 08912-074 Figure 109. Upload Sequence for a Program RAM Page Figure 110. Download Sequence for Code Module Max N = (256 – tx_pkt_base) CS SPI_PKT_RD SPI_NOP MISO STATUS STATUS SPI_NOP SPI_NOP SPI_NOP SPI_NOP DATA FROM ADDRESS DATA FROM ADDRESS DATA FROM ADDRESS DATA FROM ADDRESS rx_pkt_base rx_pkt_base + 1 rx_pkt_base + 2 rx_pkt_base + N 08912-035 MOSI Figure 111. Packet RAM Read (rx_pkt_base is the address base pointer value for RX, which is programmed in Register rxbp, Bit rx_pkt_base.) MOSI SPI_MEM_RD ADDRESS SPI_NOP SPI_NOP SPI_NOP SPI_NOP MISO STATUS STATUS STATUS DATA FROM ADDRESS DATA FROM ADDRESS + 1 DATA FROM ADDRESS + N 08912-034 [Max N = (256 – INITIAL ADDRESS)] CS Figure 112. Memory (Register or Packet RAM) Block Read MOSI SPI_MEM_RD ADDRESS 1 ADDRESS 2 ADDRESS 3 ADDRESS 4 ADDRESS N SPI_NOP SPI_NOP MISO STATUS STATUS STATUS DATA FROM ADDRESS 1 DATA FROM ADDRESS 2 DATA FROM ADDRESS N-2 DATA FROM ADDRESS N-1 DATA FROM ADDRESS N Figure 113. Memory (Register or Packet RAM) Random Address Read Rev. 0 | Page 79 of 108 08912-037 CS ADF7242 DOWNLOADABLE FIRMWARE MODULES The program RAM of the ADF7242 can be used to store firmware modules for the on-chip processor that provide extra functionality. The executable code for these firmware modules and details on their functionality are available from Analog Devices. See the Writing to the ADF7242 section for details on how to download these firmware modules to program RAM. Rev. 0 | Page 80 of 108 ADF7242 INTERRUPT CONTROLLER resources. For instance, an rx_sfd interrupt can be associated with a timer-capture unit of the MCU, while all other interrupts are handled by a normal interrupt handling routine. When operating in SPORT mode, Pin IRQ2_TRFS_GP2 acts as a frame synchronization signal and is disconnected from the interrupt controller. CONFIGURATION The ADF7242 is equipped with an interrupt controller that is capable of handling up to 16 independent interrupt events. The interrupt events can be triggered either by hardware circuits or the packet manager and are captured in Register irq_src0 (0x3CB) and Register irq_src1(0x3CC). When in the sleep state, the IRQ1_GP4 and IRQ2_TRFS_GP2 pins have high impedance. The interrupt signals are available on two interrupt pins, IRQ1_ GP4 and IRQ2_TRFS_GP2. Each of the 16 interrupt sources can be individually enabled or disabled. The irq1_en0 (0x3C7) and irq1_en1 (0x3C8) registers control the functionality of the IRQ1_GP4 interrupt pin. The irq2_en0 (0x3C9) and irq2_en1 (0x3CA) registers control the functionality of the IRQ2_TRFS_ GP2 interrupt pin. Refer to Table 48 and Table 49 for details on which bits in the relevant interrupt source and interrupt enable registers correspond to the different interrupts. When not in the sleep state, Pin IRQ1_GP4 and Pin IRQ2_ TRFS_GP2 are configured as push-pull outputs, using positive logic polarity. Following a power-on reset or wake-up from sleep, Register irq1_en0, Field powerup and Register irq2_en0, Field powerup are set, while all other bits in the irq1_en0, irq1_en1, irq2_en0, and irq2_en1 registers are reset. Therefore, a power-up interrupt signal is asserted on the IRQ1_GP4 and IRQ2_TRFS_GP2 pins after a power-on-reset event or wake-up from the sleep state. Provided the wake-up from sleep event is caused by the wakeup timer, the power-up interrupt signal can be used to power up the host MCU. The IRQ_STATUS bit of the SPI status word, is asserted if an interrupt is present on either IRQ1 or IRQ2. This is useful for host MCUs that may not have interrupt pins available. The irq_src1 and irq_src0 registers can be read back to establish the source of an interrupt. An interrupt is cleared by writing 1 to the corresponding bit location in the appropriate interrupt source register (irq_src1 or irq_src0). If 0 is written to a bit location in the interrupt source registers, its state remains unchanged. This scheme allows interrupts to be cleared individually and facilitates hierarchical interrupt processing. After the ADF7242 is powered up, the rc_ready, wake-up, and power-on reset interrupts are also asserted in the irq_src0 register. However, these interrupts are not propagated to the IRQ1_GP4 and IRQ2_TRFS_GP2 pins because the corresponding mask bits are reset. The irq_src0 and irq_src1 registers should be cleared during the initialization phase. The availability of two interrupt outputs permits a flexible allocation of interrupt source to two different MCU hardware REGISTER irq1_en1 REGISTER irq1_en0 4 3 RESERVED 5 wakeup batt_alert 6 powerup RESERVED 7 por RESERVED 8 rc_ready cca_complete tx_sfd 15 14 13 12 11 10 9 INTERRUPT MASKS (2 × 16 INDEPENDANT INTERRUPT MASKS) REGISTER irq_src0 rx_sfd rx_pkt_rcvd RESERVED tx_pkt_sent RESERVED INTERRUPT SOURCES (16 INTERRUPT SOURCES AVAILABLE) RESERVED REGISTER irq_src1 2 1 0 REGISTER irq2_en1 REGISTER irq2_en0 IRQ1_GP4 Status_word[6] Figure 114. Interrupt Controller Rev. 0 | Page 81 of 108 IRQ2_TRFS_GP2 08912-094 INTERRUPT OUTPUTS (2 INTERRUPT PINS AND INTERRUPT PENDING BIT AVAILABLE ON THE STATUS_WORD) ADF7242 Table 48. Bit Locations in the Interrupt Source Register irq_src1, with Corresponding Interrupt Enables in irq1_en1, irq2_en1 Bit 7 6 5 4 3 2 1 0 Name Reserved Reserved Reserved tx_pkt_sent rx_pkt_rcvd tx_sfd rx_sfd cca_complete Notes Don’t care; set mask to 0. Don’t care; set mask to 0. Don’t care; set mask to 0. TX packet transmission complete. Packet received in RX_BUFFER. SFD/SWD has been transmitted. SFD/SWD has been detected. CCA_RESULT in status word is valid. Name Reserved Reserved batt_alert 4 3 por rc_ready 2 1 0 wakeup powerup Reserved This interrupt is asserted if the SFD or SWD is transmitted when in IEEE 802.15.4-2006 or GFSK/FSK packet mode. rx_sfd This interrupt is asserted if a SFD or SWD is detected while in the RX state in either IEEE 802.15.4 or GFSK/FSK mode. cca_complete The interrupt is asserted at the end of a CCA measurement following a RC_RX or RC_CCA command. The interrupt indicates that the CCA_RESULT flag in the status word is valid. batt_alert Table 49. Bit Locations in the Interrupt Source Register irq_src0, with Corresponding Interrupt Enables in irq1_en0, irq2_en0 Bit 7 6 5 tx_sfd Notes Don’t care; set mask to 0. Don’t care; set mask to 0. Battery voltage has dropped below programmed threshold value. Power-on reset event. Radio controller ready to accept new command. Timer has timed out. Chip is ready for access. Don’t care; set mask to 0. The interrupt is asserted if the battery monitor signals a battery alarm. This occurs when the battery voltage drops below the programmed threshold value. The battery monitor must be enabled and configured. See the Battery Monitor section for further details. rc_ready The interrupt is asserted if the radio controller is ready to accept a new command. This condition is equivalent to the rising edge of the RC_READY flag in the status word. wakeup The interrupt is asserted if the WUC timer has decremented to zero. Prior to enabling this interrupt, the WUC timer unit must be configured with the tmr_cfg0, tmr_cfg1, tmr_rld0, and tmr_rld1 registers. A wake-up interrupt can be asserted while the ADF7242 is active or has woken up from the sleep state through a timeout event. See the Wake-Up Controller (WUC) section or further details. DESCRIPTION OF INTERRUPT SOURCES tx_pkt_sent This interrupt is asserted when in IEEE 802.15.4-2006 or GFSK/FSK packet mode and the transmission of a packet in TX_BUFFER is complete. rx_pkt_rcvd This interrupt is asserted when in IEEE 802.15.4-2006 or GFSK/FSK packet mode and a packet with a valid FCS or CRC has been received and is available in RX_BUFFER. powerup The interrupt is asserted if the ADF7242 is ready for SPI access following a wake-up from the sleep state. This condition reflects a rising edge of the flag SPI_READY in the status word. If the ADF7242 has been woken `up from the sleep state using the CS input, this interrupt is useful to detect that the ADF7242 has powered up without the need to poll the MISO output. Register irq1_mask, Field powerup and Register irq2_mask, Field powerup are automatically set on exit from the sleep state. Therefore, this interrupt is generated when a transition from sleep is triggered by CS being pulled low or by a timeout event. Rev. 0 | Page 82 of 108 ADF7242 APPLICATIONS CIRCUITS C15 C14 C39 C40 C41 C28 SENSOR 32kHz SCS MOSI VBAT SCLK MISO 4 5 6 7 C25 8 12 C26 TXEN_GP5 RXEN_GP6 CREGDIG1 VDD_BAT XOSC32KP_GP7_ATB1 GPIO0 MOSI SCLK MISO RFIO1P ADF7242 RFIO1N IRQ1_GP4 RFIO2P TRCLK_CKO_GP3 RFIO2N IRQ2_TRFS_GP2 CREGRF3 C27 DT_GP1 9 10 11 12 13 14 15 23 22 21 20 19 GPIO1 MOSI SCLK MISO IRQ1IN IRQ2IN 18 17 16 26MHz C29 C30 C32 C34 C35 C36 Figure 115. Typical ADF7242 Application Circuit Using Antenna Diversity Rev. 0 | Page 83 of 108 C37 08912-044 C32 CREGRF2 MICROCONTROLLER DR_GP0 BALM 3 C22 R10 24 CREGDIG2 GND 10 25 CS DGUARD UNBAL RBIAS XOSC26N 2 XOSC32KN_ATB2 BALP PADDLE GND CREGRF1 XOSC26P 1 C21 PAVSUP_ATB3 C16 29 28 27 26 CREGSYNTH C17 30 VCOGUARD R12 CREGVCO C18 PABIAOP_ATB4 32 31 ADF7242 C15 C14 C39 C40 C41 C28 32kHz VBAT 8 C9 C11 TXEN_GP5 RXEN_GP6 CREGDIG1 IRQ2_TRFS_GP2 CREGRF3 PADDLE C10 L5 XOSC32KP_GP7_ATB1 TRCLK_CKO_GP3 RFIO2N C27 L6 VDD_BAT RFIO2P DT_GP1 9 10 11 12 13 14 15 20 IRQ1IN 19 18 17 SPORT 16 26MHz C29 C30 C32 C34 C35 C36 C37 Figure 116. Typical ADF7242 Application Circuit with DSP Using Antenna Diversity Rev. 0 | Page 84 of 108 08912-045 C8 IRQ1_GP4 SPI MISO DR 7 ADF7242 RFIO1N SCLK DT L4 RFIO1P 21 RFS 6 MISO MOSI TCLK 5 SCLK 22 GPIO1 RCLK L1 MOSI 23 DSP BFxxx DR_GP0 4 CREGRF2 R10 CS CREGDIG2 L2 3 C7 RBIAS 25 24 DGUARD C6 CREGRF1 XOSC26N 2 XOSC32KN_ATB2 C5 L3 29 28 27 26 XOSC26P 1 PAVSUP_ATB3 C16 30 CREGSYNTH C17 VCOGUARD R12 CREGVCO C18 C4 PABIAOP_ATB4 32 31 ADF7242 C15 C14 C39 C41 C40 C28 32kHz R14 R15 VBAT UNBAL GND BALM 12 C26 TXEN_GP5 CREGDIG1 RXEN_GP6 XOSC32KP_GP7_ATB1 VDD_BAT TRCLK_CKO_GP3 RFIO2N IRQ2_TRFS_GP2 CREGRF3 C27 DT_GP1 9 10 11 12 13 14 15 IRQ1IN 19 18 17 SPORT DR 8 RFIO2P 20 SPI MISO DT GND BALP IRQ1_GP4 SCLK 16 26MHz C29 C30 C32 C34 C35 C36 Figure 117. Typical ADF7242 Application Circuit with External LNA and External PA Rev. 0 | Page 85 of 108 C37 08912-075 PA 7 C25 MISO ADF7242 RFIO1N PADDLE ENABLE 21 RFIO1P MOSI RFS 6 22 GPIO1 TCLK 5 SCLK 23 RCLK 4 CS DSP BFxxx DR_GP0 10 CREGRF2 R10 MOSI CREGDIG2 GND BALM 3 C22 RBIAS 25 24 DGUARD UNBAL CREGRF1 XOSC32KN_ATB2 2 XOSC26N LNA GND BALP 29 28 27 26 XOSC26P 1 C21 ENABLE PAVSUP_ATB3 C16 30 CREGSYNTH C17 VCOGUARD R12 CREGVCO C18 PABIAOP_ATB4 32 31 ENABLE GaAs pHEMT FET GND BALM BALP GND UNBAL BALM BALP GND UNBAL GND 12 10 C26 C25 C22 C21 C18 R12 C17 C27 C16 8 7 6 5 4 3 2 1 CREGRF3 RFIO2N RFIO2P RFIO1N RFIO1P CREGRF2 RBIAS CREGRF1 Figure 118. Typical ADF7242 Application Circuit with Discrete External PA C29 32 31 PABIAOP_ATB4 C30 9 10 CREGVCO R16 30 29 28 27 26 C40 ADF7242 C32 C34 26MHz 25 MISO SCLK MOSI CSN C28 IRQ1_GP4 C41 16 C36 C37 DT_GP1 IRQ2_TRFS_GP2 TRCLK_CKO_GP3 C35 11 12 13 14 15 CREGSYNTH VBAT VDD_BAT 32kHz XOSC32KN_ATB2 XOSC26P R14 PAVSUP_ATB3 VCOGUARD C39 XOSC32KP_GP7_ATB1 XOSC26N TXEN_GP5 C14 17 18 19 20 21 22 23 24 R10 SENSOR IRQ2IN IRQ1IN MISO SCLK MOSI GPIO1 GPIO0 MICROCONTROLLER MISO SCLK MOSI SCS 08912-076 L7 PADDLE CREGDIG1 DGUARD RXEN_GP6 CREGDIG2 Rev. 0 | Page 86 of 108 DR_GP0 C15 ADF7242 ADF7242 REGISTER MAP It is recommended that configuration registers be programmed in the idle state. Note that all registers that include fields that are denoted as RC_CONTROLLED must be programmed in the idle state only. Reset values are shown in decimal notation. Table 50. Register Map Overview Address 0x100 0x102 0x105 0x106 0x107 0x108 0x109 0x10A 0x10B 0x10C 0x10D 0x10E 0x10F 0x111 0x13E 0x300 0x301 0x302 0x304 0x305 0x306 0x30C 0x30D 0x30E 0x30F 0x313 0x314 0x315 0x316 0x317 0x318 0x319 0x31A 0x31B 0x31E 0x32C 0x32D 0x335 0x33D 0x353 0x354 0x355 0x36E 0x36F 0x371 0x380 Register Name ext_ctrl fsk_preamble cca1 cca2 buffercfg pkt_cfg delaycfg0 delaycfg1 delaycfg2 sync_word0 sync_word1 sync_word2 sync_config fsk_preamble_config rc_cfg ch_freq0 ch_freq1 ch_freq2 tx_fd dm_cfg0 tx_m rrb lrb dr0 dr1 prampg txpb rxpb tmr_cfg0 tmr_cfg1 tmr_rld0 tmr_rld1 tmr_ctrl wuc_32khzosc_status pd_aux gp_cfg gp_out synt rc_cal_cfg vco_band_ovrw vco_idac_ovrw vco_ovwr_cfg pa_bias vco_cal_cfg xto26_trim_cal vco_band_rb Access Mode R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R Description External LNA/PA and internal PA control configuration bits GFSK/FSK preamble length configuration RSSI threshold for CCA CCA mode configuration RX and TX Buffer configuration Firmware download module enable/FCS/CRC control RC_RX command to SFD or SWD search delay RC_TX command to TX state delay MAC delay extension Sync Word Bits[7:0] of [23:0] Sync Word Bits[15:8] of [23:0] Sync Word Bits[23:16] of [23:0] Sync word configuration GFSK/FSK preamble configuration Packet/SPORT mode configuration Channel frequency settings—low byte Channel frequency settings—middle byte Channel frequency settings—two MSBs Transmit frequency deviation register Receive discriminator bandwidth register Gaussian and preemphasis filter configuration RSSI readback register Signal quality indicator quality readback register Data rate [bps/100], Bits[15:8] of [15:0] Data rate [bps/100], Bits[7:0] of [15:0] PRAM page Transmit packet storage base address Receive packet storage base address Wake-up timer configuration register—high byte Wake-up timer configuration register—low byte Wake-up timer value register—high byte Wake-up timer value register—low byte Wake-up timer timeout flag configuration register 32 kHz oscillator/WUC status Battery monitor and external PA bias enable GPIO configuration GPIO configuration Synthesizer lock time RC calibration setting Overwrite value for the VCO frequency band. Overwrite value for the VCO bias current DAC. VCO calibration settings overwrite enable PA bias control VCO calibration parameters 26 MHz crystal oscillator configuration Readback VCO band after calibration Rev. 0 | Page 87 of 108 ADF7242 Address 0x381 0x389 0x38B 0x395 0x396 0x39B 0x3A7 0x3A8 0x3A9 0x3AA 0x3AE 0x3B2 0x3B4 0x3B6 0x3B7 0x3B8 0x3B9 0x3BA 0x3BC 0x3BF 0x3C4 0x3C7 0x3C8 0x3C9 0x3CA 0x3CB 0x3CC 0x3D2 0x3D3 0x3D4 0x3D5 0x3D6 0x3D7 0x3E0 0x3E3 0x3E6 0x3F0 0x3F3 0x3F4 0x3F7 0x3F8 0x3F9 0x3FA Register Name vco_idac_rb iirf_cfg dm_cfg1 rxcal0 rxcal1 rxfe_cfg pa_rr pa_cfg extpa_cfg extpa_msc adc_rbk agc_cfg1 agc_max agc_cfg2 agc_cfg3 agc_cfg4 agc_cfg5 agc_cfg6 agc_cfg7 ocl_cfg0 ocl_cfg1 irq1_en0 irq1_en1 irq2_en0 irq2_en1 irq1_src0 irq1_src1 ocl_bw0 ocl_bw1 ocl_bw2 ocl_bw3 ocl_bw4 ocl_bws ocl_cfg13 gp_drv bm_cfg tx_fsk_test preamble_num_validate sfd_15_4 afc_cfg afc_ki_kp afc_range afc_read Access Mode R R/W R/W R/W R/W R/W R/W R/W R/W R/W R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Description Readback of the VCO bias current DAC after calibration BB filter decimation rate Postdemodulator filter bandwidth Receiver baseband filter calibration word, LSB Receiver baseband filter calibration word, MSB Receive baseband filter bandwidth and LNA selection PA ramp rate PA output stage current control External PA bias DAC configuration External PA interface circuit configuration ADC readback AGC configuration parameters AGC configuration parameters AGC configuration parameters AGC configuration parameters AGC configuration parameters AGC configuration parameters AGC configuration parameters AGC configuration parameters OCL system parameters OCL system parameters Interrupt Mask Set Bits[7:0] of [15:0] for IRQ1 Interrupt Mask Set Bits[15:8] of [15:0] for IRQ1 Interrupt Mask Set Bits[7:0] of [15:0] for IRQ2 Interrupt Mask Set Bits[15:8] of [15:0] for IRQ2 Interrupt Source Bits[7:0] of [15:0] for IRQ Interrupt Source Bits[15:8] of [15:0] for IRQ OCL system parameters OCL system parameters OCL system parameters OCL system parameters OCL system parameters OCL system parameters OCL system parameters GPIO and SPI I/O pads drive strength configuration Battery monitor threshold voltage setting TX GFSK/FSK SPORT test mode configuration Preamble validation Option to set nonstandard SFD AFC mode and polarity configuration AFC ki and kp AFC range AFC frequency error readback Rev. 0 | Page 88 of 108 ADF7242 Table 51. 0x100: ext_ctrl Bit [7] Field Name pa_shutdown_mode R/W R/W Reset Value 0 [6:5] 4 Reserved rxen_en R/W R/W 0 0 3 txen_en R/W 0 2 extpa_auto_en R/W 0 [1:0] Reserved R/W 0 R/W R/W Reset Value 8 Description PA shutdown mode. 0: fast ramp-down. 1: user defined ramp-down. Reserved, set to default. 1: RXEN_GP6 is set high while in the RX state; otherwise, it is low. 0: RXEN_GP6 is under user control (refer to Register gp_out); refer to Register gp_cfg for restrictions 1: TXEN_GP5 is set high while in the TX state; otherwise, it is low. 0: TXEN_GP5 is under user control (refer to Register gp_out); refer to Register gp_cfg for restrictions. 1: RC enables external PA controller while in the TX state. 0: Register pd_aux, Bit extpa_bias_en (0x31E[4]) is under user control. Reserved, set to default. Table 52. 0x102: fsk_preamble Bit [7:0] Field Name Nbtx_preamble_byte Description Set the number of preamble bytes that is appended at the beginning of a TX GFSK/FSK frame. Note that the packet manager automatically transmits another n bytes of preamble, with n set by MCR Register 0x3F3. Depending on the SWD used, there may also be additional preamble bits contained in Register 0x10C to Register 0x10E. Refer to the Transmitter in GFSK/FSK Mode section for details. Table 53. 0x105: cca1 Bit [7:0] Field Name cca_thres R/W R/W Reset Value 171 Description RSSI threshold for CCA. Signed twos complement notation (in dBm). When CCA is completed: Status Word CCA_RESULT = 1 if Register rrb, Bit rssi_readback (0x30C[7:0]) < cca_thres Status Word CCA_RESULT = 0 if Register rrb, Bit rssi_readback (0x30C[7:0]) ≥ cca_thres Table 54. 0x106: cca2 Bit [7:3] 2 Field Name Reserved continuous_cca R/W R/W R/W Reset Value 0 0 1 rx_auto_cca R/W 0 0 Reserved R/W 0 Description Reserved, set to default. 0: continuous CCA off. 1: generate a CCA interrupt every 128 μs. 0: automatic CCA off. 1: generate a CCA interrupt 128 μs after entering the RX state. Reserved, set to default. Rev. 0 | Page 89 of 108 ADF7242 Table 55. 0x107: buffercfg Bit 7 Field Name trx_mac_delay R/W R/W Reset Value 0 6 [5:4] Reserved tx_buffer_mode R/W RW 0 0 3 auto_tx_to_rx_turnaround R//W 0 2 auto_rx_to_tx_turnaround R/W 0 [1:0] rx_buffer_mode R/W 0 Description 0: tx_mac_delay (0x10A[7:0]) and rx_mac_delay (0x109[7:0]) enabled. 1: tx_mac_delay (0x10A[7:0]) and rx_mac_delay (0x109[7:0]) disabled. Reserved, set to default In IEEE 802.15.4-2006 mode. 0: return to PHY_RDY after frame in TX_BUFFER is transmitted once. 1: cyclic transmission of frame in TX_BUFFER after TX MAC delay with PA rampup/down between packets. 2: reserved. 3: cyclic transmission of frame in TX_BUFFER after TX MAC delay with PA kept on. 0: as per tx_buffer_mode setting. 1: automatically goes to RX after TX data transmitted. 0: as per rx_buffer_mode setting. 1: automatically goes to TX after RX packet received. In IEEE 802.15.4-2006 mode. 0: first frame following a RC_RX command is stored in RX_BUFFER; device returns to PHY_RDY state after reception of first frame. 1: continuous reception of frames enabled; a new frame overwrites previous frame. 2: new frames not written to buffer. 3: reserved. Table 56. 0x108: pkt_cfg Bit [7:5] 4 Field Name Reserved addon_en R/W R/W R/W Reset Value 0 0 3 skip_synt_settle R/W 0 [2:1] 0 Reserved auto_fcs_off R/W R/W 2 0 R/W R/W Reset Value 192 Description Reserved, set to default. 0: firmware add-on module disabled. 1: firmware add-on module enabled; module must be loaded prior to setting this bit. 0: the RF frequency synthesizer calibration and settling phase is performed. 1: skip the RF frequency synthesizer calibration and settling phase. This must only be used when the continuous packet transmission mode is enabled. Refer to the WUC Configuration and Operation section. Reserved, set to default. In IEEE 802.15.4-2006 and GFSK/FSK packet mode, the rx_pkt_rcvd interrupt is asserted. IEEE 802.15.4-2006: 0: receive operation—FCS automatically validated; FCS replaced with RSSI and SQI values in RX_BUFFER. Transmit operation—FCS automatically appended to transmitted packet; FCS field in TX_BUFFER is ignored. 1: receive operation—received FCS is stored in RX_BUFFER without validation. Transmit operation—FCS field in TX_BUFFER is transmitted. GFSK/FSK: 0: receive operation—CRC automatically validated. Transmit operation—CRC automatically appended to transmitted packet; CRC field in TX_BUFFER is ignored. 1: receive operation—received CRC is stored in RX_BUFFER without validation. Transmit operation—CRC field in TX_BUFFER is transmitted. Table 57. 0x109: delaycfg0 Bit [7:0] Field Name rx_mac_delay Description IEEE 802.15.4-2006 mode: programmable delay from issue of RC_RX command to SFD search and for start of RSSI measurement window. GFSK mode: programmable delay from issue of RC_RX command to SWD search. Programmable in steps of 1 μs in both modes. Rev. 0 | Page 90 of 108 ADF7242 Table 58. 0x10A: delaycfg1 Bit [7:0] Field Name tx_mac_delay R/W R/W Reset Value 192 Description IEEE 802.15.4-2006 mode and GFSK mode: programmable delay from issue of RC_TX command to entering TX state. Programmable in steps of 1 μs in both modes. R/W R/W Reset Value 0 Description Programmable MAC delay extension. Programmable in steps of 4 μs. Applies in both RX and TX states R/W R/W Reset Value 49 Description Sync Word Bits[7:0] of [23:0]. R/W R/W Reset Value 122 Description Sync Word Bits[15:8] of [23:0]. R/W R/W Reset Value 170 Description Sync word Bits[23:16] of [23:0]. Description Reserved, set to default. Number of bit mismatches allowed: 0 to 3. 4 to 7: reserved. Synchronization word length, which can be from 0 to 24. 0: sync word detection disabled. 25 to 31: reserved. Table 59. 0x10B: delaycfg2 Bit [7:0] Field Name mac_delay_ext Table 60. 0x10C: sync_word0 Bit [7:0] Field Name sync_word[7:0] Table 61. 0x10D: sync_word1 Bit [7:0] Field Name sync_word[15:8] Table 62. 0x10E: sync_word2 Bit [7:0] Field Name sync_word[23:16] Table 63. 0x10F: sync_config Bit 7 [6:5] Field Name Reserved sync_tol R/W R/W R/W Reset Value 0 0 [4:0] sync_len R/W 24 Table 64. 0x111: fsk_preamble_config Bit 7 6 Field Name reserved skip_syncword_detect_sport R/W R/W R/W Reset Value 0 0 5 fsk_agc_lock_after_preamble R/W 0 4 skip_preamble_detect_qual R/W 0 [3:0] fsk_preamble_match_level R/W 11 Description Unused. Bypass SFD detection (GFSK/FSK SPORT mode only). 0: perform sync word detection. 1: skip sync word detection. Lock AGC after preamble (GFSK/FSK packet/SPORT modes only). 0: disable AGC lock. 1: enable AGC lock. Bypass preamble detection and qualification; only search for SWD . 0: enable preamble detection + qualification. 1: disable preamble detection + qualification. preamble_match Preamble qualification 0xC Enabled. 0 bit-pairs in error allowed in 12 bit-pairs. 0xB Enabled. 1 bit-pair in error allowed in 12 bit-pairs. 0xA Enabled. 2 bit-pairs in error allowed in 12 bit-pairs. 0x9 Enabled. 3 bit-pairs in error allowed in 12 bit-pairs. 0x1 Enabled. 11 bit-pairs in error allowed in 12 bit-pairs. 0x0 Preamble qualification disabled. Rev. 0 | Page 91 of 108 ADF7242 Table 65. 0x13E: rc_cfg Bit [7:0] Field Name rc_mode R/W R/W Reset Value 0 Description Configure packet format: 0: IEEE 802.15.4-2006 packet mode. 1: reserved. 2: IEEE 802.15.4-2006 receive SPORT mode. 3: GFSK/FSK SPORT mode. 4: GFSK/FSK packet mode. 5 to 255: reserved. R/W R/W Reset Value 128 Description Channel frequency [Hz]/10 kHz, Bits[7:0] of [23:0]. R/W R/W Reset Value 169 Description Channel frequency [Hz]/10 kHz, Bits[15:8] of [23:0]. R/W R/W Reset Value 3 Description Channel frequency [Hz]/10 kHz, Bits[23:16] of [23:0]. R/W R/W R/W Reset Value 0 50 Description Reserved, set to default. Transmit frequency deviation = tx_freq_dev × 10 kHz. Recommended settings: IEEE 802.15.4: use default setting of 50. GFSK/FSK: 62.5 kbps to 125 kbps: 6. 250 kbps: 13. 500 kbps: 25. 1000 kbps: 25. 2000 kbps: 50. R/W R/W R/W Reset Value 0 6 Description Reserved, set to default. Receive discriminator bandwidth = 3.25 MHz/( RX frequency deviation + freq_error_max). Recommended settings: IEEE 802.15.4: 6 (default). GFSK/FSK: 50 kbps, 62.5 kbps, 125 kbps: 55. 100 kbps: 107. 250 kbps: 25. 500 kbps, 1000 kbps: 13. 2000 kbps: 6. Table 66. 0x300: ch_freq0 Bit [7:0] Field Name ch_freq[7:0] Table 67. 0x301: ch_freq1 Bit [7:0] Field Name ch_freq[15:8] Table 68. 0x302: ch_freq2 Bit [7:0] Field Name ch_freq[23:16] Table 69. 0x304: tx_fd Bit [7:6] [5:0] Field Name Reserved tx_freq_dev Table 70. 0x305: dm_cfg0 Bit [7] [6:0] Field Name Reserved discriminator_bw Rev. 0 | Page 92 of 108 ADF7242 Table 71. 0x306: tx_m Bit [7:2] 1 0 Field Name RC_CONTROLLED gauss_filt preemp_filt R/W R/W R/W R/W Reset Value 0 0 1 Description Controlled by radio controller. 1: GFSK, 0: FSK. 1: enable, 0: disable preemphasis filter. Set for data rate > 250 kbps and IEEE 802.15.4-2006. R/W R Reset Value 0 Description Receive input power in dBm; signed twos complement. R/W R Reset Value 0 Description Signal quality indicator readback value. R/W R/W Reset Value 78 Description Data rate: 256 × data_rate_high × 100 bps + dr1. R/W R/W Reset Value 32 Description Data rate: data_rate_low × 100 bps + dr0. R/W R/W R/W Reset Value 0 0 Description Reserved, set to default. Program PRAM page. R/W R/W Reset Value 128 Description Base address of TX_BUFFER in packet RAM. R/W R/W Reset Value 0 Description Base address of RX_BUFFER in packet RAM. Table 72. 0x30C: rrb Bit [7:0] Field Name rssi_readback Table 73. 0x30D: lrb Bit [7:0] Field Name sqi_readback Table 74. 0x30E: dr0 Bit [7:0] Field Name data_rate_high Table 75. 0x30F: dr1 Bit [7:0] Field Name data_rate_low Table 76. 0x313: prampg Bit [7:4] [3:0] Field Name Reserved pram_page Table 77. 0x314: txpb Bit [7:0] Field Name tx_pkt_base Table 78. 0x315: rxpb Bit [7:0] Field Name rx_pkt_base Rev. 0 | Page 93 of 108 ADF7242 Table 79. 0x316: tmr_cfg0 Bit [7:3] [2:0] Field Name Reserved timer_prescal R/W R/W R/W Reset Value 0 0 Description Reserved, set to default. Divider factor for XTO32K or RCO. 0: ÷1. 1: ÷4. 2: ÷8. 3: ÷16. 4: ÷128. 5: ÷1024. 6: ÷8192. 7: ÷65,536. Note that this is a write-only register and should be written to prior to writing to Register tmr_cfg1. Settings become effective only after writing to Register tmr_cfg1. R/W R/W R/W Reset Value 0 0 Description Reserved, set to default. 1: SLEEP_BBRAM 4: SLEEP_XTO. Table 80. 0x317: tmr_cfg1 Bit 7 [6:3] Field Name Reserved sleep_config 5: SLEEP_BBRAM_XTO. 11: SLEEP_BBRAM_RCO. 0, 3, 6 to 10, 12 to 15: reserved. [2:1] 0 Reserved wake_on_timeout Refer to note in Register tmr_cfg0. Reserved, set to default. 1: enable, 0: disable wake-up on timeout event. R/W R/W 0 0 R/W R/W Reset Value 0 Description Timer reload value, Bits[15:8] of [15:0]. Note that this is a write-only register and should be written to prior to writing to Register tmr_rld1. Settings become effective only after writing to Register tmr_rld1. R/W R/W Reset Value 0 Description Timer reload value, Bits[7:0] of [15:0]. Refer to note in Register tmr_rld0. Description Reserved, set to default. 1: enable. 0: disable 32 kHz RC oscillator calibration. Timer flag reset. 0: normal operation 1: reset fields wuc_tmr_prim_toflag and wuc_porflag (0x31B) Table 81. 0x318: tmr_rld0 Bit [7:0] Field Name timer_reload[15:8] Table 82. 0x319: tmr_rld1 Bit [7:0] Field Name timer_reload[7:0] Table 83. 0x31A: tmr_ctrl Bit [7:2] 1 Field Name Reserved wuc_rc_osc_cal R/W R/W R/W Reset Value 0 0 0 wake_timer_flag_reset R/W 0 Rev. 0 | Page 94 of 108 ADF7242 Table 84. 0x31B: wuc_32khzosc_status Bit [7:6] 5 Field Name Reserved rc_osc_cal_ready R/W R R Reset Value 0 0 4 xosc32_ready R 0 3 2 Reserved wuc_porflag R R 0 0 1 wuc_tmr_prim_toflag R 0 0 Reserved R 0 Description Reserved, set to default. 32 kHz RC oscillator calibration (only valid if wuc_rc_osc_cal = 1). Calibration takes 1 ms. 0: calibration in progress. 1: calibration finished. 32 kHz crystal oscillator (only valid if sleep_config (0x317[6:3])= 4 or 5). 0: oscillator not settled. 1: oscillator has settled. Reserved, set to default. Chip cold start event registration. 0: not registered. 1: registered. WUC timeout event registration (the output of a latch triggered by a timeout event.) 0: not registered. 1: registered. Reserved, set to default. Table 85. 0x31E: pd_aux Bit 7 6 5 Field Name Reserved RC_CONTROLLED battmon_en R/W R/W R/W R/W Reset Value 0 0 0 4 extpa_bias_en R/W 0 [3:0] RC_CONTROLLED R/W 0 R/W R/W Reset Value 0 Description Reserved, set to default. Controlled by radio controller. 1: enable. 0: disable battery monitor. 1: enable. 0: disable external PA biasing circuit. Controlled by radio controller when Register ext_ctrl, Field extpa_auto_en = 1 (0x100[2]). Controlled by radio controller. Table 86. 0x32C: gp_cfg Bit [7:0] Field Name gpio_config Description 0: IRQ1, IRQ2 functionality. Register gp_out, Bit gpio_dout[6] controls RXEN output. Register gp_out, Bit gpio_dout[5] controls TXEN output. 1, 4: TRCLK and Data pins active in RX, without gating by frame detection. 2, 5: TRCLK and Data pins activity gated by preamble detection. 3, 6: TRCLK and Data pins activity gated by synchronization word detection. 6: IRQ1, DR, DT, TRFS, TRCLK functionality. Register gp_out, Bit gpio_dout[6] controls RXEN output. Register gp_out, Bit gpio_dout[5] controls TXEN output. 7: symbol clock output on TRCLK pin and symbol data output on GP6, GP5, GP1, and GP0. 103: IRQ1, DR, DT, IRQ2, TRCLK functionality. Register gp_out, Bit gpio_dout[6] controls RXEN output. Register gp_out, Bit gpio_dout[5] controls TXEN output. 8 to 102, 104 to 255: reserved. Rev. 0 | Page 95 of 108 ADF7242 Table 87. 0x32D: gp_out Bit [7:0] Field Name gpio_dout R/W R/W Reset Value 0 Description GPIO output value if Register gp_cfg, Field gpio_config = 4. gpio_dout[7:0] = GP7 to GP0. If Register ext_ctrl, Bit rxen_en = 1, then Register gp_out, Bit gpio_dout[6] is controlled by radio controller. If Register ext_ctrl, Bit txen_en = 1, then Register gp_out, Bit gpio_dout[5] is controlled by radio controller. R/W R/W Reset Value 23 Description Synthesizer locking timeout period (46 μs). 1 LSB = 2 μs. R/W R/W R/W Reset Value 15 0 Description Reserved, set to default. 0: do not skip RC calibration. This calibration is performed only when transitioning from idle to PHY_RDY. 3: skip RC calibration. Table 88. 0x335: synt Bit [7:0] Field Name lock_time Table 89. 0x33D: rc_cal_cfg Bit [7:2] [1:0] Field Name Reserved skip_rc_cal Table 90. 0x353: vco_band_ovrw Bit [7:0] Field Name vco_band_ovrw_val R/W R/W Reset Value 0 Description Overwrite value for the VCO frequency band. Enabled when vco_band_ovrw_en = 1 and Register vco_cal_cfg, Field skip_vco_cal = 15. Reset Value 0 Description Overwrite value for the VCO bias current DAC. Enabled when Register vco_cal_cfg, Field skip_vco_cal = 15 and vco_idac_ovrw_en = 1. Description Reserved, set to default. VCO bias current DAC overwrite. Effective only if Register vco_cal_cfg, Field skip_vco_cal = 15. 0: disable. 1: enable. VCO frequency band overwrite. Effective only if Register vco_cal_cfg, Field skip_vco_cal = 15 0: disable. 1: enable. Table 91. 0x354: vco_idac_ovrw Bit [7:0] Field Name vco_idac_ovrw_val R/W R/W Table 92. 0x355: vco_ovrw_cfg Bit [7:2] [1] Field Name Reserved vco_idac_ovrw_en R/W R/W R/W Reset Value 2 0 [0] vco_band_ovrw_en R/W 0 Table 93. 0x36E: pa_bias Bit 7 [6:1] 0 Field Name Reserved pa_bias_ctrl Reserved R/W R/W R/W R/W Reset Value 0 55 1 Description Reserved, set to default. Set to 63 if maximum PA output power of 4.8 dBm is required. Reserved, set to default. Rev. 0 | Page 96 of 108 ADF7242 Table 94. 0x36F: vco_cal_cfg Bit [7:4] [3:0] Field Name Reserved skip_vco_cal R/W R/W R/W Reset Value 0 9 Description Reserved, set to default. 9: do not skip VCO calibration. 15: skip VCO calibration Table 95. 0x371: xto26_trim_cal Bit [7:6] [5:3] Field Name Reserved xto26_trim R/W R/W R/W Reset Value 0 4 [2:0] Reserved R/W 0 Description Reserved, set to default. 26 MHz crystal oscillator (XOSC26N ) tuning capacitor control word. The load capacitance is adjusted according to the value of xto26_trim as follows: 0: −4 × 187.5 fF. 1: −3 × 187.5 fF. 2: −2 × 187.5 fF. 3: −1 × 187.5 fF. 4: 0 × 187.5 fF. 5: 1 × 187.5 fF. 6: 2 × 187.5 fF. 7: 3 × 187.5 fF. Reserved, set to default. R/W R Reset Value 0 Description Readback for the VCO frequency band after calibration R/W R Reset Value 0 Description Read-back of the VCO bias current DAC after calibration Description Reserved, set to default. Receive baseband digital filter Stage 2 sampling rate fs2 = fs1/(2iir_stage2_bw). For IEEE 802.15.4-2006: set to default. For GFSK: 62.5 kbps to 250 kbps: 4. 500 kbps: 3. 1000 kbps: 2. 2000 kbps: 1. Receive baseband digital filter Stage 1 sampling rate, fs1 = 13 MHz/(2iir_stage1_bw). For IEEE 802.15.4-2006: set to default. For GFSK: 62.5 kbps to 1000 kbps: 2. 2000 kbps: 1. Table 96. 0x381: vco_band_rb Bit [7:2] Field Name vco_band_val_rb Table 97. 0x381: vco_idac_rb Bit [7:2] Field Name vco_idac_val_rb Table 98. 0x389: iirf_cfg Bit [7:5] [4:2] Field Name Reserved iir_stage2_bw R/W R/W R/W Reset Value 0 1 [1:0] iir_stage1_bw R/W 1 Rev. 0 | Page 97 of 108 ADF7242 Table 99. 0x38B: dm_cfg1 Bit [7:0] Field Name postdemod_bw R/W R/W Reset Value 200 Description Post demodulator filter BW= postdemod_bw × 15 kHz. For IEEE 802.15.4-2006: 133. For GFSK: 62.5 kbps: 8. 125 kbps: 17. 250 kbps: 32. 500 kbps: 61. 1000 kbps: 110. 2000 kbps: 170. R/W R/W Reset Value 0 Description RXBB filter tuning overwrite word, LSB. R/W R/W R/W R/W Reset Value 2 0 0 Description Reserved, set to default. RXBB filter tuning overwrite word enable. RXBB filter tuning overwrite word, MSB. Description Reserved, set to default. Receive: 0: use LNA1. 1: use LNA2. RXBB analog filter bandwidth: 15 = 1186 kHz 14 = 1086 kHz 13 = 1029 kHz 12 = 991 kHz 11 = 927 kHz 10 = 867 kHz 9 = 797 kHz 8 = 730 kHz 7 = 655 kHz 6 = 555 kHz For IEEE 802.15.4-2006 mode: set to default. For GFSK: 62.5 kbps to 1000 kbps: set to 6. 2000 kbps: set to 13. Table 100. 0x395: rxcal0 Bit [7:0] Field Name dcap_ovwrt_low Table 101. 0x396: rxcal1 Bit [7:2] 1 0 Field Name Reserved dcap_ovwrt_en dcap_ovwrt_high Table 102. 0x39B: rxfe_cfg Bit [7:5] [4] Field Name Reserved lna_sel R/W R/W R/W Reset Value 0 1 [3:0] rxbb_bw_ana R/W 13 R/W R/W R/W Reset Value 0 7 Table 103. 0x3A7: pa_rr Bit [7:3] [2:0] Field Name Reserved pa_ramp_rate Description Reserved, set to default. PA ramp rate: 2pa_rr.pa_ramp_rate × 2.4 ns per PA power step. Rev. 0 | Page 98 of 108 ADF7242 Table 104. 0x3A8: pa_cfg Bit 7 [6:5] [4:0] Field Name Reserved Reserved pa_bridge_dbias R/W R/W R/W R/W Reset Value 0 0 13 Description Reserved, set to default. Set to default. Set to 21 if output power of 4.8 dBm is required from PA. R/W R/W R/W Reset Value 0 0 Description Reserved, set to default. If Register extpa_msc, Field extpa_bias_mode = 1, 2, 3, or 4, PABIAOP_ATB4 pin DAC current = 80 μA − 2.58 μA × extpa_bias. If Register extpa_msc, Field extpa_bias_mode = 5 or 6, PAVSUP_ATB3 pin servo current set point = 22 mA − 0.349 mA × extpa_bias. Table 105. 0x3A9: extpa_cfg Bit [7:5] [4:0] Field Name Reserved extpa_bias Table 106. 0x3AA: extpa_msc Bit [7:4] Field Name pa_pwr R/W R/W Reset Value 15 3 extpa_bias_src R/W 0 [2:0] extpa_bias_mode R/W 1 Description PA output power after ramping phase: 3: minimum power. 15: maximum power. Nominal power step size 2 dB per LSB. 0: select RBIAS-referred reference current. 1: select band gap-referred reference current. External PA interface configuration: 0: PAVSUP_ATB3 = on; PABIAOP_ATB4 = floating. 1: PAVSUP_ATB3 = on; PABIAOP_ATB4 = current source. 2: PAVSUP_ATB3 = on; PABIAOP_ATB4 = current sink. 3: PAVSUP_ATB3 = off; PABIAOP_ATB4 = current source. 4: PAVSUP_ATB3 = off; PABIAOP_ATB4 = current sink. 5: PAVSUP_ATB3 = on; PABIAOP_ATB4 = positive servo output. 6: PAVSUP_ATB3 = on; PABIAOP_ATB4 = negative servo output. 7: reserved. R/W R R Reset Value 0 0 Description Ignore. ADC output code. R/W R/W R/W R/W R/W Reset Value 0 1 8 0 Description Reserved, set to default. Hysteresis in terms of PGA attenuation steps for LNA gain transitions. Sets number of PGA attenuation steps prior to first LNA attenuation step. 0: enable, 1: freeze AGC. Description Reserved, set to default. ADC saturation detection threshold offset from full scale; the AGC enters slewing mode when this threshold is exceeded. Reserved, set to default. Table 107. 0x3AE: adc_rbk Bit [7:6] [5:0] Field Name Reserved adc_out Table 108. 0x3B2: agc_cfg1 Bit 7 [6:5] [4:1] 0 Field Name Reserved agc_lna_hyst agc_lna_thres agc_lock Table 109. 0x3B4: agc_max Bit [7:6] [5:3] Field Name Reserved agc_sat_thres_offs R/W R/W R/W Reset Value 2 2 [2:0] Reserved R/W 0 Rev. 0 | Page 99 of 108 ADF7242 Table 110. 0x3B6: agc_cfg2 Bit 7 [6:0] Field Name Reserved agc_thres_hi R/W R/W R/W Reset Value 0 46 Description Reserved, set to default. AGC upper RSSI trigger threshold. For IEEE 802.15.4-2006: set to default. For GFSK mode: set to 55. R/W R/W R/W Reset Value 0 35 Description Reserved, set to default. AGC RSSI active state target value. For IEEE 802.15.4-2006: set to default. For GFSK mode: set to 42. R/W R/W R/W Reset Value 0 24 Description Reserved, set to default. AGC lower RSSI trigger threshold. For IEEE 802.15.4-2006: set to default. For GFSK mode: set to 29. R/W R/W R/W R/W Reset Value 0 4 3 Description Set to 0. RSSI offset adjust, rssi_offs is added to Register rrb, Field rssi_readback. RSSI averaging time; default per IEEE 802.15.4-2006; refer to the Baseband Filter section for further details. Description Reserved, set to default. AGC postfilter averaging time. For IEEE 802.15.4-2006: per default. For GFSK: set to 4. AGC postfilter averaging time for LNA transition. For IEEE 802.15.4-2006: per default. For GFSK/FSK: set to 4. Table 111. 0x3B7: agc_cfg3 Bit 7 [6:0] Field Name Reserved agc_target Table 112. 0x3B8: agc_cfg4 Bit 7 [6:0] Field Name Reserved agc_thres_lo Table 113. 0x3B9: agc_cfg5 Bit [7:5] [4:2] [1:0] Field Name Reserved rssi_offs rssi_avg_time Table 114. 0x3BA: agc_cfg6 Bit [7:6] [5:3] Field Name Reserved agc_filt2_tavg2 R/W R/W R/W Reset Value 0 5 [2:0] agc_filt2_tavg1 R/W 5 Table 115. 0x3BC: agc_cfg7 Bit 7 [6:3] [2:0] Field Name Reserved agc_ndelay_steady agc_egain_exp R/W R/W R/W R/W Reset Value 0 15 1 Description Reserved, set to default. AGC agc_steady delay counter. AGC integrator gain. Rev. 0 | Page 100 of 108 ADF7242 Table 116. 0x3BF: ocl_cfg0 Bit [7:2] 1 0 Field Name Reserved ocl_en_gclna_ocl_hibw_state Reserved R/W R/W R/W Reset Value 0 R/W 1 0 0 Description Reserved, set to default. 1: enable 0: disable OCL wide bandwidth mode after LNA gain changes. IEEE 802.15.4 mode. GFSK/FSK mode. Reserved, set to default. R/W R/W Reset Value 5 Description For IEEE 802.15.4-2006: per default. For GFSK/FSK: set to 7. R/W R/W R/W R/W R/W R/W R/W R/W R/W Reset Value 0 0 0 0 0 0 1 0 Description Set to 0. Set to 0. Battery monitor interrupt. Power-on reset event. Radio controller ready to accept new command. Timer has timed out. Chip is ready for access. Set to 0. R/W R/W R/W R/W R/W R/W R/W R/W R/W Reset Value 0 0 0 0 0 0 0 0 Description Set to 0. Set to 0. Set to 0. Packet transmission complete. Packet received in RX_BUFFER. SFD/SWD was transmitted. SFD/SWD was detected. CCA_RESULT in status word is valid. R/W R/W R/W R/W R/W R/W R/W R/W R/W Reset Value 0 0 0 0 0 0 1 0 Description Set to 0. Set to 0. Battery monitor interrupt. Power-on reset event. Radio controller ready to accept new command. Timer has timed out. Chip is ready for access. Set to 0. Table 117. 0x3C4: ocl_cfg1 Bit [7:0] Field Name ocl_fsk_lock_timeout Table 118. 0x3C7: irq1_en0 Bit 7 6 5 4 3 2 1 0 Field Name Reserved Reserved batt_alert por rc_ready wakeup powerup Reserved Table 119. 0x3C8: irq1_en1 Bit 7 6 5 4 3 2 1 0 Field Name Reserved Reserved Reserved tx_pkt_sent rx_pkt_rcvd tx_sfd rx_sfd cca_complete Table 120. 0x3C9: irq2_en0 Bit 7 6 5 4 3 2 1 0 Field Name Reserved Reserved batt_alert por rc_ready wakeup powerup Reserved Rev. 0 | Page 101 of 108 ADF7242 Table 121. 0x3CA: irq2_en1 Bit 7 6 5 4 3 2 1 0 Field Name Reserved Reserved Reserved tx_pkt_sent rx_pkt_rcvd tx_sfd rx_sfd cca_complete R/W R/W R/W R/W R/W R/W R/W R/W R/W Reset Value 0 0 0 0 0 0 0 0 Description Set to 0. Set to 0. Set to 0. Packet transmission complete. Packet received in RX_BUFFER. SFD/SWD was transmitted. SFD/SWD was detected. CCA_RESULT in status word is valid. R/W R/W R/W R/W R/W R/W R/W R/W R/W Reset Value 0 0 0 0 0 0 0 0 Description Set to 0. Set to 0. Battery monitor interrupt. Power-on reset event. Radio controller ready to accept new command. Timer has timed out. Chip is ready for access. Set to 0. R/W R/W R/W R/W R/W R/W R/W R/W R/W Reset Value 0 0 0 0 0 0 0 0 Description Set to 0. Set to 0. Set to 0. Packet transmission complete. Packet received in RX_BUFFER. SFD/SWD was transmitted. SFD/SWD was detected. CCA_RESULT in status word is valid. R/W R/W R/W Reset Value 0 27 Description Reserved, set to default. For IEEE 802.15.4-2006: set to default. For GFSK/FSK: set to 26. R/W R/W R/W Reset Value 0 26 Description Reserved, set to default. For IEEE 802.15.4-2006: set to default. For GFSK/FSK: set to 25. R/W R/W R/W Reset Value 0 2 Description Reserved, set to default. For IEEE 802.15.4-2006: set to default. For GFSK/FSK: set to 30. Table 122. 0x3CB: irq_src0 Bit 7 6 5 4 3 2 1 0 Field Name Reserved Reserved batt_alert por rc_ready wakeup powerup Reserved Table 123. 0x3CC: irq_src1 Bit 7 6 5 4 3 2 1 0 Field Name Reserved Reserved Reserved tx_pkt_sent rx_pkt_rcvd tx_sfd rx_sfd cca_complete Table 124. 0x3D2: ocl_bw0 Bit [7:5] [4:0] Field Name Reserved ocl_bw0 Table 125. 0x3D3: ocl_bw1 Bit [7:5] [4:0] Field Name Reserved ocl_bw1 Table 126. 0x3D4: ocl_bw2 Bit [7:5] [4:0] Field Name Reserved ocl_bw2 Rev. 0 | Page 102 of 108 ADF7242 Table 127. 0x3D5: ocl_bw3 Bit [7:5] [4:0] Field Name Reserved ocl_bw3 R/W R/W R/W Reset Value 0 3 Description Reserved, set to default. For IEEE 802.15.4-2006: set to default. For GFSK/FSK: set to 30. R/W R/W R/W Reset Value 0 2 Description Reserved, set to default. For IEEE 802.15.4-2006: set to default. For GFSK/FSK: set to 30. R/W R/W R/W Reset Value 0 0 Description Reserved, set to default. For IEEE 802.15.4-2006: set to default. For GFSK/FSK: set to 0. R/W R/W R/W R/W Reset Value 60 1 0 Description Reserved, set to default. For IEEE 802.15.4-2006: set to default. For GFSK/FSK: set to 0. Reserved, set to default. Description Reserved, set to default. GPIO and SPI slew rate. 0: very slow. 1: slow. 2: very fast. 3: fast. GPIO and SPI drive strength. 0: 4 mA. 1: 8 mA. 2: >8 mA. 3: reserved. Table 128. 0x3D6: ocl_bw4 Bit [7:5] [4:0] Field Name Reserved ocl_bw4 Table 129. 0x3D7: ocl_bws Bit [7:5] [4:0] Field Name Reserved ocl_bw Table 130. 0x3E0: ocl_cfg13 Bit [7:2] 1 0 Field Name Reserved ocl_sosi_en Reserved Table 131. 0x3E3: gp_drv Bit [7:4] [3:2] Field Name Reserved gpio_slew R/W R/W R/W Reset Value 0 0 [1:0] gpio_drive R/W 0 R/W R/W R/W Reset Value 0 0 Description Reserved, set to default. Battery monitor trip voltage: 1.7 V + 62 mV × battmon_voltage; the batt_alert interrupt is asserted when VDD_BAT drops below the trip voltage. R/W R/W R/W R/W R/W R/W Reset Value 2 0 0 0 0 Description Reserved, set to default. Transmit 0 only (fCH − fDEV) in GFSK/FSK SPORT mode. Transmit 1 only (fCH + fDEV) in GFSK/FSK SPORT mode. Transmits unmodulated tone at the programmed frequency fCH. Reserved, set to default. Table 132. 0x3E6: bm_cfg Bit 7:5] [4:0] Field Name Reserved battmon_voltage Table 133. 0x3F0: tx_fsk_test Bit [7:4] 3 2 1 0 Field Name Reserved zero_only one_only carrier_only Reserved Rev. 0 | Page 103 of 108 ADF7242 Table 134. 0x3F3: preamble_num_validate Bit [7] [6:0] Field Name Reserved num_preamble_bytes R/W R/W R/W Reset Value 0 5 Description Reserved, set to default. Number of preamble bytes required for preamble validation. Table 135. 0x3F4: sfd_15_4 Bit [7:4] [3:0] Field Name sfd_symbol_2 sfd_symbol_1 R/W R/W R/W Reset Value 10 7 Description Symbol 2 of SFD note: IEEE 802.15.4-2006 requires SFD1 = 10. Symbol 1 of SFD note: IEEE 802.15.4-2006 requires SFD1 = 7. R/W R/W R/W R/W Reset Value 0 0 0 Description Reserved, set to default. Set AFC polarity. Set to 1. 00: lock AFC. 01: reserved. 10: AFC is free running. 11: lock AFC on preamble detection. Table 136. 0x3F7: afc_cfg Bit [7:3] [2] [1:0] Field Name Reserved afc_polarity afc_mode Table 137. 0x3F8: afc_ki_kp Bit [7:4] Field Name afc_kp R/W R/W Reset Value 0 Description Sets the AFC PI controller proportional gain. For IEEE 802.15.4-2006: not used. For GFSK: set to 9. Sets the AFC PI controller integral gain. For IEEE 802.15.4-2006: not used. For GFSK: set to 9. [3:0] afc_ki R/W 0 R/W R/W Reset Value 0 Description Limits the AFC pull-in range. Should be set to half the receive baseband filter bandwidth. AFC pull-in range is ±max_afc_range in kHz. R/W R/W Reset Value 0 Description Frequency error readback. Frequency error: 1 kHz/LSB. Table 138. 0x3F9: afc_range Bit [7:0] Field Name max_afc_range Table 139. 0x3FA: afc_read Bit [7:0] Field Name afc_freq_error Rev. 0 | Page 104 of 108 ADF7242 OUTLINE DIMENSIONS 0.30 0.25 0.18 32 25 1 24 0.50 BSC 3.45 3.30 SQ 3.15 EXPOSED PAD 17 TOP VIEW 0.80 0.75 0.70 0.50 0.40 0.30 8 16 0.05 MAX 0.02 NOM COPLANARITY 0.08 0.20 REF SEATING PLANE PIN 1 INDICATOR 9 BOTTOM VIEW 0.25 MIN FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. COMPLIANT TO JEDEC STANDARDS MO-220-WHHD. 033009-A PIN 1 INDICATOR 5.10 5.00 SQ 4.90 Figure 119. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 5 mm × 5 mm Body, Very Thin Quad (CP-32-13) Dimensions shown in millimeters ORDERING GUIDE Model 1 ADF7242BCPZ ADF7242BCPZ-RL EVAL-ADF7242DB1Z EVAL-ADF7XXXMB3Z 1 Temperature Range −40°C to +85°C −40°C to +85°C Package Description 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ] Evaluation Platform Daughterboard Evaluation Platform Motherboard Z = RoHS Compliant Part. Rev. 0 | Page 105 of 108 Package Option CP-32-13 CP-32-13 ADF7242 NOTES Rev. 0 | Page 106 of 108 ADF7242 NOTES Rev. 0 | Page 107 of 108 ADF7242 NOTES ©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08912-0-7/10(0) Rev. 0 | Page 108 of 108