19-5058; Rev 5/10 DS1643/DS1643P Nonvolatile Timekeeping RAMs www.maxim-ic.com FEATURES PIN CONFIGURATIONS Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit and Lithium Energy Source Clock Registers are Accessed Identically to the Static RAM. These Registers Reside in the Eight Top RAM Locations. Totally Nonvolatile with Over 10 Years of Operation in the Absence of Power Access Times of 85ns and 100ns BCD-Coded Year, Month, Date, Day, Hours, Minutes, and Seconds with Leap Year Compensation Valid Up to 2100 Power-Fail Write Protection Allows for ±10% VCC Power Supply Tolerance Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First Time DS1643 Only (DIP Module) Standard JEDEC Byte-Wide 8K x 8 RAM Pinout UL Recognized DS1643P Only (PowerCap Module Board) Surface Mountable Package for Direct Connection to PowerCap Containing Battery and Crystal Replaceable Battery (PowerCap) Power-Fail Output Pin-for-Pin Compatible with Other Densities of DS164XP Timekeeping RAM TOP VIEW VCC WE CE2 A8 A9 A11 OE A10 CE DQ7 DQ6 DQ1 1 28 27 2 DS1643 26 3 4 25 5 24 6 23 7 22 8 21 9 20 10 19 11 18 12 17 DQ2 13 16 DQ4 GND 14 15 DQ3 N.C. A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 DQ5 Encapsulated DIP (700-mil Extended) N.C. N.C. N.C. PFO VCC WE OE CE DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 DS1643P X1 GND VBAT X2 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 PowerCap Module Board (Uses DS9034PCX PowerCap) ORDERING INFORMATION PART DS1643-85+ DS1643-100+ DS1643P-85+ DS1643P-100+ VOLTAGE RANGE (V) 5.0 5.0 5.0 5.0 TEMP RANGE PIN-PACKAGE TOP MARK 0°C to +70°C 0°C to +70°C 0°C to +70°C 0°C to +70°C 28 EDIP (0.740) 28 EDIP (0.740) 34-PowerCap* 34-PowerCap* DS1643+85 DS1643+100 DS1643P+85 DS1643P+100 *DS9034I-PCX+ and DS9034-PCX+ required (must be ordered separately). +Denotes a lead(Pb)-free/RoHS-compliant package. The top mark will include a “+” symbol on lead-free devices. 1 of 17 N.C. N.C. N.C. N.C. A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 DS1643/DS1643P PIN DESCRIPTION PDIP 1 2 3 4 5 6 7 8 9 10 21 23 24 25 11 12 13 15 16 17 18 19 20 22 26 27 28 PIN PowerCap 1, 2, 3, 31–34 30 25 24 23 22 21 20 19 18 28 29 27 26 16 15 14 13 12 11 10 9 8 7 — 6 5 NAME N.C. A12 A7 A6 A5 A4 A3 A2 A1 A0 A10 A11 A9 A8 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 CE OE CE2 WE VCC — 4 PFO 14 17 GND X1, X2, VBAT — FUNCTION No Connection Address Inputs Data Input/Output Active-Low Chip-Enable Input Active-Low Output-Enable Input Chip-Enable 2 Input (Active High) Active-Low Write-Enable Input Power-Supply Input Active-Low Power-Fail Output. This open-drain pin requires a pullup resistor for proper operation. Ground Crystal Connection, Battery Connection 2 of 17 DS1643/DS1643P DESCRIPTION The DS1643 is an 8K x 8 nonvolatile static RAM with a full function Real Time Clock (RTC) that are both accessible in a byte-wide format. The nonvolatile timekeeping RAM is functionally equivalent to any JEDEC standard 8K x 8 SRAM. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the day of the month and leap year are made automatically. The RTC clock registers are double-buffered to avoid access of incorrect data that can occur during clock update cycles. The double-buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1643 also contains its own power-fail circuitry, which deselects the device when the VCC supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low VCC as errant access and update cycles are avoided. PACKAGES The DS1643 is available in two packages: 28-pin DIP module and 34-pin PowerCap module. The 28-pin DIP style module integrates the crystal, lithium energy source, and silicon all in one package. The 34-pin PowerCap Module Board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that contains the crystal and battery. This design allows the PowerCap to be mounted on top of the DS1643P after the completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap is DS9034PCX. CLOCK OPERATIONS—READING THE CLOCK While the double-buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1643 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, the seventh most significant bit in the control register. As long as a 1 remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double-buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1643 registers are updated simultaneously after the clock status is reset. Updating is within a second after the read bit is written to 0. 3 of 17 DS1643/DS1643P Figure 1. Block Diagram DS1643/ DS1643P Table 1. Truth Table VCC CE 5V 10% <4.5V > VBAT <VBAT OE WE VIH X VIL VIL VIL CE2 X VIL VIH VIH VIH X X VIL VIH VIH MODE Deselect Deselect Write Read Read DQ High Z High Z Data In Data Out High-Z POWER Standby Standby Active Active Active X X X VIL VIH X X X X Deselect High-Z CMOS Standby X X X X Deselect High-Z Data Retention Mode SETTING THE CLOCK The 8-bit of the control register is the write bit. Setting the write bit to a 1, like the read bit, halts updates to the DS1643 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a 0 then transfers those values to the actual clock counters and allows normal operation to resume. STOPPING AND STARTING THE CLOCK OSCILLATOR The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The OSC bit is the MSB for the seconds registers. Setting it to a 1 stops the oscillator. FREQUENCY TEST BIT Bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic 1 and the oscillator is running, the LSB of the seconds register will toggle at 512Hz. When the seconds register is being read, the DQ0 line will toggle at the 512Hz frequency as long as conditions for access remain valid (i.e., CE low, OE low, CE2 high, and address for seconds register remain valid and stable). 4 of 17 DS1643/DS1643P CLOCK ACCURACY (DIP MODULE) The DS1643 is guaranteed to keep time accuracy to within 1 minute per month at 25C. CLOCK ACCURACY (POWERCAP MODULE) The DS1643P and DS9034PCX are each individually tested for accuracy. Once mounted together, the module is guaranteed to keep time accuracy to within 1.53 minutes per month (35ppm) at 25C. Table 2. Register Map—Bank1 ADDRESS 1FFF 1FFE 1FFD 1FFC 1FFB 1FFA 1FF9 1FF8 B7 — X X X X X OSC W B6 — X X Ft X — — R B5 — X — X — — — X OSC = STOP BIT R = READ BIT W = WRITE BIT X = UNUSED DATA B4 B3 — — — — — — X X — — — — — — X X B2 — — — — — — — X B1 — — — — — — — X B0 — — — — — — — X FUNCTION RANGE Year Month Date Day Hour Minutes Seconds Control 00-99 01-12 01-31 01-07 00-23 00-59 00-59 A FT = FREQUENCY TEST Note: All indicated “X” bits are not used but must be set to “0” for proper clock operation. RETRIEVING DATA FROM RAM OR CLOCK The DS1643 is in the read mode whenever WE (write enable) is high and CE (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within tAA after the last address input is stable, providing that the CE and OE access times and states are satisfied. If CE or OE access times are not met, valid data will be available at the latter of chip enable access (tCEA) or at output enable access time (tOEA). The state of the data input/output pins (DQ) is controlled by CE and OE . If the outputs are activated before tAA , the data lines are driven to an intermediate state until tAA. If the address inputs are changed while CE and OE remain valid, output data will remain valid for output data hold time (tOH) but will then go indeterminate until the next address access. WRITING DATA TO RAM OR CLOCK The DS1643 is in the write mode whenever WE and CE are in their active state. The start of a write is referenced to the latter occurring transition of WE or CE . The addresses must be held valid throughout the cycle. CE or WE must return inactive for a minimum of tWR prior to the initiation of another read or write cycle. Data in must be valid tDS prior to the end of write and remain valid for tDH afterward. In a typical application, the OE signal will be high during a write cycle. However, OE can be active provided that care is taken with the data bus to avoid bus contention. If OE is low prior to WE transitioning low the data bus can become active with read data defined by the address inputs. A low transition on WE will then disable the outputs tWEZ after WE goes active. 5 of 17 DS1643/DS1643P DATA RETENTION MODE When VCC is within nominal limits (VCC > 4.5V) the DS1643 can be accessed as described above with read or write cycles. However, when VCC is below the power-fail point VPF (point at which write protection occurs) the internal clock registers and RAM are blocked from access. This is accomplished internally by inhibiting access via the CE signal. At this time the power-on reset output signal ( RST ) will be driven active low and will remain active until VCC returns to nominal levels. When VCC falls below the level of the internal battery supply, power input is switched from the VCC pin to the internal battery and clock activity, RAM, and clock data are maintained from the battery until VCC is returned to nominal level. The RST signal is an open drain output and requires a pull up. Except for the RST , all control, data, and address signals must be powered down when VCC is powered down. BATTERY LONGEVITY The DS1643 has a lithium power source that is designed to provide energy for clock activity, and clock and RAM data retention when the VCC supply is not present. The capability of this internal power supply is sufficient to power the DS1643 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25C with the internal clock oscillator running in the absence of VCC power. Each DS1643 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When VCC is first applied at a level greater than VPF, the lithium energy source is enabled for battery backup operation. Actual life expectancy of the Ds1643 will be much longer than 10 years since no lithium battery energy is consumed when VCC is present. 6 of 17 DS1643/DS1643P ABSOLUTE MAXIMUM RATINGS Voltage Range on Any Pin Relative to Ground……………………………………………..-0.3V to +6.0V Operating Temperature Range………………………………………………0°C to +70°C, Noncondensing Storage Temperature (EDIP) ……………………………………………-40°C to +85°C, Noncondensing Storage Temperature (PowerCap) ………………………………………-55°C to +125°C, Noncondensing Lead Temperature (soldering, 10 seconds)………………………… . . . . . . . . . . . . . . . . . . . . ……+260°C Note: EDIP is hand or wave-soldered only (Note 7). Soldering Temperature (PowerCap reflow) . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . +260°C This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. RECOMMENDED DC OPERATING CONDITIONS (TA = 0C to +70C) PARAMETER Supply Voltage SYMBOL VCC MIN 4.5 Logic 1 Voltage All Inputs VIH Logic 0 Voltage All Inputs VIL TYP 5.0 MAX 5.5 UNITS V NOTES 2.2 VCC + 0.3 V -0.3 +0.8 V TYP MAX UNITS NOTES ICC 15 50 mA 2, 3 ICC1 1 3 mA 2, 3 ICC2 1 3 mA 2, 3 DC ELECTRICAL CHARACTERISTICS (VCC = 5.0V 10%, TA = 0C to70C.) PARAMETER Active Supply Current TTL Standby Current ( CE = VIH, CE2 = VIL) CMOS Standby Current ( CE = VCC - 0.2V, CE2 = GND + 0.2V) SYMBOL MIN Input Leakage Current (Any Input) IIL -1 +1 A Output Leakage Current (Any Output) IOL -1 +1 A Output Logic 1 Voltage (IOUT = -1.0mA) VOH 2.4 Output Logic 0 Voltage (IOUT = +2.1mA) VOL Write Protection Voltage VPF 7 of 17 1 0.4 4.25 4.37 4.50 1 V 1 DS1643/DS1643P AC CHARACTERISTICS—READ CYCLE (VCC = 5.0V 10%, TA = 0C to +70C.) PARAMETER Read Cycle Time Address Access Time and CE2 to DQ Low-Z CE Access Time CE2 Access Time CE and CE2 Data Off Time OE to DQ Low-Z OE Access Time OE Data Off Time Output Hold from Address CE SYMBOL tRC tAA tCEL tCEA tCE2A tCEZ tOEL tOEA tOEZ tOH 85ns ACCESS MIN MAX 85 85 5 85 95 30 5 45 30 5 READ CYCLE TIMING DIAGRAM 8 of 17 100ns ACCESS MIN MAX 100 100 5 100 105 35 5 55 35 5 UNITS NOTES ns ns ns ns ns ns ns ns ns ns 4 4 4 4 4 4 4 4 4 4 DS1643/DS1643P AC CHARACTERISTICS—WRITE CYCLE (VCC = 5.0V 10%, TA = 0C to +70C.) PARAMETER SYMBOL Write Cycle Time Address Setup Time tWC tAS Pulse Width CE Pulse Width CE2 Pulse Width Data Setup Time Data Hold Time Address Hold Time tWEW tCEW tCE2W tDS tDH tAH tWEZ tWR WE Data Off Time Write Recovery Time WE 85ns ACCESS MIN MAX 85 0 65 70 75 35 0 5 30 5 9 of 17 100ns ACCESS MIN MAX 100 0 70 75 85 40 0 5 35 5 UNITS NOTES ns ns ns ns ns ns ns ns ns ns 4 4 4 4 4 4 4 4 4 4 DS1643/DS1643P WRITE CYCLE TIMING DIAGRAM—WE CONTROLLED WRITE CYCLE TIMING DIAGRAM— CE , CE2 CONTROLLED 10 of 17 DS1643/DS1643P POWER-UP/DOWN AC CHARACTERISTICS (VCC = 5.0V 10%, TA = 0C to +70C.) PARAMETER CE or WE at VIH, CE2 at VIL, Before Power-down VCC Fall Time: VPF(MAX) to VPF(MIN) VCC Fall Time: VPF(MIN) to VBAT VCC Rise Time: VPF(MIN) to VPF(MAX) Power-Up Recover Time Expected Data Retention Time (Oscillator On) SYMBOL MIN TYP MAX tPD 0 s tF tFB tR tREC 300 10 0 s s s ms tDR 10 35 UNITS NOTES years 5, 6 MAX UNITS NOTES 7 10 pF pF POWER-UP/POWER-DOWN TIMING CAPACITANCE (TA = +25C) PARAMETER Capacitance on All Pins Capacitance on All Output Pins SYMBOL CIN CO 11 of 17 MIN TYP DS1643/DS1643P AC TEST CONDITIONS Output Load: 100pF + 1TTL Gate Input Pulse Levels: 0 to 3.0V Timing Measurement Reference Levels: Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5ns NOTES: 1) Voltages are referenced to ground. 2) Typical values are at +25C and nominal supplies. 3) Outputs are open. 4) The CE2 control signal functions exactly the same as the CE signal except that the logic levels for active and inactive levels are opposite. 5) Data retention time is at 25C. 6) Each DS1643 has a built-in switch that disconnects the lithium source until VCC is first applied by the user. The expected tDR is defined for DIP modules as a cumulative time in the absence of VCC starting from the time power is first applied by the user. 7) Real-Time Clock Modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85C. Post-solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used. In addition, for the PowerCap: a. Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up (“live-bug”). b. Hand soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflow and use a solder wick to remove solder. PACKAGE INFORMATION For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. PACKAGE TYPE PACKAGE CODE DOCUMENT NO. 28 EDIP 34 PowerCap MDF28+2 PC1+2 21-0245 21-0246 12 of 17 DS1643/DS1643P DS1643 28-PIN PACKAGE PKG DIM A IN. MM B IN. MM C IN. MM D IN. MM E IN. MM F IN. MM G IN. MM H IN. MM J IN. MM K IN. MM 13 of 17 28-PIN MIN MAX 1.470 1.490 37.34 37.85 0.675 0.740 17.75 18.80 0.315 0.335 8.51 9.02 0.075 0.105 1.91 2.67 0.015 0.030 0.38 0.76 0.140 0.180 3.56 4.57 0.090 0.110 2.29 2.79 0.590 0.630 14.99 16.00 0.010 0.018 0.25 0.45 0.015 0.025 0.43 0.58 DS1643/DS1643P DS1643P PKG DIM A B C D E F G MIN 0.920 0.980 0.052 0.048 0.015 0.025 INCHES NOM 0.925 0.985 0.055 0.050 0.020 0.027 MAX 0.930 0.990 0.080 0.058 0.052 0.025 0.030 NOTE: MAXIM RECOMMENDS THAT POWERCAP MODULE BASES EXPERIENCE ONE PASS THROUGH SOLDER REFLOW ORIENTED WITH THE LABEL SIDE UP (“LIVEBUG”). HAND SOLDERING AND TOUCH-UP: DO NOT TOUCH OR APPLY THE SOLDERING IRON TO LEADS FOR MORE THAN 3 SECONDS. TO SOLDER, APPLY FLUX TO THE PAD, HEAT THE LEAD FRAME PAD AND APPLY SOLDER. TO REMOVE THE PART, APPLY FLUX, HEAT THE LEAD FRAME PAD UNTIL THE SOLDER REFLOWS AND USE A SOLDER WICK TO REMOVE SOLDER. 14 of 17 DS1643/DS1643P DS1643P WITH DS9034PCX ATTACHED PKG DIM A B C D E F G 15 of 17 MIN 0.920 0.955 0.240 0.052 0.048 0.015 0.020 INCHES NOM 0.925 0.960 0.245 0.055 0.050 0.020 0.025 MAX 0.930 0.965 0.250 0.058 0.052 0.025 0.030 DS1643/DS1643P RECOMMENDED POWERCAP MODULE LAND PATTERN PKG DIM A B C D E 16 of 17 MIN - INCHES NOM 1.050 0.826 0.050 0.030 0.112 MAX - DS1643/DS1643P REVISION HISTORY REVISION DATE 12/09 5/10 DESCRIPTION Corrected the lead(Pb)-free part information for the -100+ versions in the Ordering Information table. Removed TinLead and -70 (70ns) and added -85 (85ns) in the Ordering Information table; reduced the Absolute Maximum Ratings max voltage; updated the soldering information; updated AC timing to include 85ns PAGES CHANGED 1 1, 7, 8, 9 17 of 17 Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2010 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.