TI SN65LVDM31

SN65LVDM31
HIGH-SPEED DIFFERENTIAL LINE DRIVER
SLLS417 – MARCH 2000
D
D
D
D
D
D
D
D
Designed for Signaling Rates† up to
150 Mbps
Low-Voltage Differential Signaling With
Typical Output Voltage of 700 mV and a
100-Ω Load
Propagation Delay Time of 2.3 ns, Typical
Single 3.3-V Supply Operation
One Driver’s Power Dissipation at 75 MHz,
50 mW, Typical
High Impedance Outputs When Disabled or
With VCC < 1.5 V
Bus-Pin ESD Protection Exceeds 12 kV
Low-Voltage CMOS (LVCMOS) Logic Input
Levels Are 5-V Tolerant
D PACKAGE
(TOP VIEW)
1A
1Y
1Z
G
2Z
2Y
2A
GND
1
16
2
15
3
14
4
13
5
12
6
11
7
10
8
9
VCC
4A
4Y
4Z
G
3Z
3Y
3A
functional block diagram
4
G
G
12
description
1
1A
The SN65LVDM31 incorporates four differential
line drivers that implement the electrical characteristics of low-voltage differential signaling. This
product offers a low-power alternative to 5-V
PECL drivers with similar signal levels. Any of the
four current-mode drivers will deliver a minimum
differential output voltage magnitude of 540 mV
into a 100-Ω load when enabled by either an
active-low or active-high enable input.
2
3
6
7
2A
5
9
3A
4A
15
10
11
1Y
1Z
2Y
2Z
3Y
3Z
14 4Y
13
4Z
The intended application of this device and
signaling technique is for both point-to-point and
multiplexed baseband data transmission over
controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board
traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation
characteristics of the media and the noise coupling to the environment.
The SN65LVDM31 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
INPUT
ENABLES
OUTPUTS
A
G
G
Y
Z
H
H
X
H
L
H
L
H
X
L
H
X
L
H
L
L
X
L
L
H
X
L
H
Z
Z
Open
H
X
L
H
Open
X
L
L
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
†The signaling rate is the number of voltage transitions that can be made per second.
Copyright  2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SN65LVDM31
HIGH-SPEED DIFFERENTIAL LINE DRIVER
SLLS417 – MARCH 2000
equivalent input and output schematic diagrams
VCC
VCC
G, G
1,2EN, or
3,4EN or
A Input
50 Ω
10 kΩ
50 Ω
7V
300 kΩ
Y or Z
Output
7V
absolute maximum ratings over operating free-air temperature (unless otherwise noted)†
Supply voltage range (see Note 1) VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4 V
Input voltage range, VI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 6 V
VOY or VOZ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 4 V
Electrostatic discharge, (see Note 2): Y, Z, and GND . . . . . . . . . . . . . . . . . . . . . . . . Class 3, A:12 kV, B:600 V
All pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 3, A:7 kV, B:500 V
Continuous power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Table
Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
2. Tested in accordance with MIL-STD-883C Method 3015.7.
DISSIPATION RATING TABLE
PACKAGE
TA ≤ 25°C
POWER RATING
OPERATING FACTOR‡
ABOVE TA = 25°C
TA = 85°C
POWER RATING
D
950 mW
7.6 mW/°C
494 mW
‡ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with
no air flow.
recommended operating conditions
Supply voltage, VCC
High-level input voltage, VIH
MIN
NOM
MAX
3
3.3
3.6
Operating free-air temperature, TA
2
–40
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
V
V
2.5
Low-level input voltage, VIL
UNIT
0.9
85
V
°C
SN65LVDM31
HIGH-SPEED DIFFERENTIAL LINE DRIVER
SLLS417 – MARCH 2000
electrical characteristics over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
|VOD|
Differential output voltage magnitude
∆|VOD|
Change in differential output voltage magnitude
between logic states
VOC(SS)
Steady-state common-mode output voltage
∆VOC(SS)
Change in steady-state common-mode output
voltage between logic states
VOC(PP)
Peak-to-peak common-mode output voltage
MIN
TYP†
MAX
See Figure 2
540
700
860
RL = 50 Ω,
See Figure 2
270
350
430
–25
0
25
mV
1.14
1.2
1.3
V
–30
0
30
70
100
6
10
35
40
0.5
0.7
–10
3
10
µA
–10
0
10
µA
7
10
7
10
See Figure 2
See Figure 3
Enabled, No load
ICC
Enabled,
RL = 100 Ω
Supply current
VIN = 0 or VCC
Disabled
IIH
IIL
IOS
High-level input current
VIH = 3 V
VIL = 0 V
Low-level input current
VOY or VOZ = 0 V
VOD = 0 V
Short circuit output current
Short-circuit
IOZ
High-impedance state output current
IO(OFF)
Power-off output current
† All typical values are at 25°C and with a 3.3 V supply.
UNIT
RL = 100 Ω,
VO = 0 V or VCC
VCC = 1.5 V,
VO = 3.6 V
mV
mV
mA
mA
±1
µA
±1
µA
switching characteristics over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tPLH
tPHL
Propagation delay time, low-to-high-level output
1.8
2.3
2.9
ns
Propagation delay time, high-to-low-level output
1.8
2.3
2.9
ns
tr
tf
Differential output signal rise time
0.4
0.6
1.0
ns
0.4
0.6
1.0
ns
tsk(p)
tsk(o)
Pulse skew (|tPHL – tPLH|)
50
350
ns
200
ns
tsk(pp)
tPZH
Part-to-part skew (see Note 4)
tPZL
tPHz
Propagation delay time, high-impedance-to-low level output
See Figure 4
Differential output signal fall time
Channel-to-channel output skew (see Note 3)
Propagation delay time, high-impedance-to-high-level output
See Figure 5
Propagation delay time, high-level-to-high-impedance output
1
ns
6
15
ns
6
15
ns
6
15
ns
tPLZ
Propagation delay time, low-level-to-high-impedance output
6
15
ns
NOTES: 3. tsk(o) is the maximum delay time difference between drivers on the same device.
4. tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both
devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SN65LVDM31
HIGH-SPEED DIFFERENTIAL LINE DRIVER
SLLS417 – MARCH 2000
PARAMETER MEASUREMENT INFORMATION
IOY
Y
II
A
IOZ VOD
VOY
Z
VI
VOC
(VOY+VOZ)/2
VOZ
Figure 1. Driver Voltage and Current Definitions
3.75 kΩ
Y
VOD
Input
Z
RL
+
_
0 V ≤ Vtest ≤ 2.4 V
3.75 kΩ
Figure 2. VOD Test Circuit
Y
Input
G
G
49.9 Ω ± 1%(2 Places)
3V
A
A
0V
Z
VOC(PP)
VOC
CL = 10 pF
(2 Places)
VOC(SS)
VOC
NOTE: All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 0.5 Mpps,
pulsewidth = 500 ±10 ns. CL includes instrumentation and fixture capacitance within 0,06 mm of the DUT. The measurement of VOC(PP)
is made on test equipment with a –3 dB bandwidth of at least 300 MHz.
Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SN65LVDM31
HIGH-SPEED DIFFERENTIAL LINE DRIVER
SLLS417 – MARCH 2000
PARAMETER MEASUREMENT INFORMATION
3V
1.5 V
Input
Y
0V
Input
100 Ω
VOD
tPLH
tPHL
Z
CL = 10 pF
(2 Places)
100%
80%
VOD(H)
Output
0V
VOD(L)
20%
0%
tf
tr
NOTE: All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 50 Mpps,
pulsewidth = 10 ±0.2 ns. CL includes instrumentation and fixture capacitance within 0,06 mm of the DUT.
Figure 4. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal
49.9 Ω ± 1%(2 Places)
Y
0 V or 3 V
G
Inputs
G
Z
VOY
G
3V
1.5 V
0V
G
3V
1.5 V
0V
VOY
or
VOZ
tPZH
VOZ
1.2 V
CL = 10 pF
(2 Places)
≤ 1.4 V
1.25 V
1.2 V
A at 3 V, G at VCC and Input to G
or
G at GND and Input to G
1.2 V
1.15 V
≤1V
A at 0 V, G at VCC and Input to G
or
G at GND and Input to G
tPHZ
VOZ
or
VOY
tPZL
tPLZ
NOTE: All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, pulse repetition rate (PRR) = 0.5 Mpps,
pulsewidth = 500 ±10 ns. CL includes instrumentation and fixture capacitance within 0,06 mm of the DUT.
Figure 5. Enable and Disable Time Circuit and Definitions
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SN65LVDM31
HIGH-SPEED DIFFERENTIAL LINE DRIVER
SLLS417 – MARCH 2000
MECHANICAL DATA
D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0.050 (1,27)
0.020 (0,51)
0.014 (0,35)
14
0.010 (0,25) M
8
0.008 (0,20) NOM
0.244 (6,20)
0.228 (5,80)
0.157 (4,00)
0.150 (3,81)
Gage Plane
0.010 (0,25)
1
7
0°– 8°
A
0.044 (1,12)
0.016 (0,40)
Seating Plane
0.069 (1,75) MAX
0.010 (0,25)
0.004 (0,10)
PINS **
0.004 (0,10)
8
14
16
A MAX
0.197
(5,00)
0.344
(8,75)
0.394
(10,00)
A MIN
0.189
(4,80)
0.337
(8,55)
0.386
(9,80)
DIM
4040047 / D 10/96
NOTES: A.
B.
C.
D.
6
All linear dimensions are in inches (millimeters).
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
Falls within JEDEC MS-012
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright  2000, Texas Instruments Incorporated