Fairchild DM7474N Dual positive-edge-triggered d-type flip-flops with preset, clear and complementary output Datasheet

Revised February 2000
DM7474
Dual Positive-Edge-Triggered D-Type Flip-Flops with
Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-triggered D-type flip-flops with complementary outputs. The
information on the D input is accepted by the flip-flops on
the positive going edge of the clock pulse. The triggering
occurs at a voltage level and is not directly related to the
transition time of the rising edge of the clock. The data on
the D input may be changed while the clock is LOW or
HIGH without affecting the outputs as long as the data
setup and hold times are not violated. A LOW logic level on
the preset or clear inputs will set or reset the outputs
regardless of the logic levels of the other inputs.
Ordering Code:
Order Number
Package Number
Package Description
DM7474M
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM7474N
N14A
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Inputs
Outputs
PR
CLR
CLK
D
Q
L
H
X
X
H
Q
L
H
L
X
X
L
H
L
L
X
X
H
H
↑
H
H
L
H
H
↑
L
L
H
H
H
L
X
Q0
Q0
H
H
(Note 1) (Note 1)
H = HIGH Logic Level
X = Either LOW or HIGH Logic Level
L = LOW Logic Level
↑ = Positive-going transition of the clock.
Q0 = The output logic level of Q before the indicated input conditions were
established.
Note 1: This configuration is nonstable; that is, it will not persist when either
the preset and/or clear inputs return to their inactive (HIGH) level.
© 2000 Fairchild Semiconductor Corporation
DS006526
www.fairchildsemi.com
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
September 1986
DM7474
Absolute Maximum Ratings(Note 2)
Supply Voltage
Note 2: The “Absolute Maximum Ratings” are those values beyond which
the safety of the device cannot be guaranteed. The device should not be
operated at these limits. The parametric values defined in the Electrical
Characteristics tables are not guaranteed at the absolute maximum ratings.
The “Recommended Operating Conditions” table will define the conditions
for actual device operation.
7V
Input Voltage
5.5V
0°C to +70°C
Operating Free Air Temperature Range
−65°C to +150°C
Storage Temperature Range
Recommended Operating Conditions
Symbol
Parameter
Min
Nom
Max
4.75
5
5.25
Units
VCC
Supply Voltage
VIH
HIGH Level Input Voltage
V
VIL
LOW Level Input Voltage
0.8
V
IOH
HIGH Level Output Current
−0.4
mA
2
IOL
LOW Level Output Current
fCLK
Clock Frequency (Note 4)
0
tW
Pulse Width
Clock HIGH
30
(Note 4)
Clock LOW
37
Clear LOW
30
Preset LOW
V
16
mA
15
MHz
ns
30
tSU
Input Setup Time (Note 3)(Note 4)
20↑
tH
Input Hold Time (Note 3)(Note 4)
5↑
TA
Free Air Operating Temperature
0
ns
ns
°C
70
Note 3: The symbol (↑) indicates the rising edge of the clock pulse is used for reference.
Note 4: TA = 25°C and V CC = 5V.
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
Conditions
VI
Input Clamp Voltage
VCC = Min, II = −12 mA
VOH
HIGH Level
VCC = Min, IOH = Max
Output Voltage
VIL = Max, VIH = Min
LOW Level
VCC = Min, IOL = Max
Output Voltage
VIH = Min, VIL = Max
Input Current @ Max Input Voltage
VCC = Max, VI = 5.5V
VOL
II
IIH
IIL
Min
2.4
Typ
(Note 5)
Max
Units
−1.5
V
3.4
V
0.2
0.4
V
1
mA
HIGH Level
VCC = Max
D
Input Current
VI = 2.4V
Clock
80
Clear
120
Preset
40
40
LOW Level
VCC = Max
D
−1.6
Input Current
VI = 0.4V
Clock
−3.2
(Note 8)
Clear
−3.2
Preset
−1.6
IOS
Short Circuit Output Current
VCC = Max (Note 6)
ICC
Supply Current
VCC = Max (Note 7)
−18
17
Note 5: All typicals are at VCC = 5V, TA = 25°C.
Note 6: Not more than one output should be shorted at a time.
Note 7: With all outputs open, ICC is measured with the Q and Q outputs HIGH in turn. At the time of measurement the clock is grounded.
Note 8: Clear is tested with preset HIGH and preset is tested with clear HIGH.
www.fairchildsemi.com
2
µA
mA
−55
mA
30
mA
at VCC = 5V and TA = 25°C
Symbol
fMAX
Parameter
From (Input)
To (Output)
Maximum Clock
Propagation Delay Time
HIGH-to-LOW Level Output
tPLH
Propagation Delay Time
LOW-to-HIGH Level Output
tPHL
Propagation Delay Time
HIGH-to-LOW Level Output
tPLH
Propagation Delay Time
LOW-to-HIGH Level Output
tPHL
Propagation Delay Time
HIGH-to-LOW Level Output
tPLH
Propagation Delay Time
LOW-to-HIGH Level Output
Max
15
Frequency
tPHL
RL = 400Ω, CL = 15 pF
Min
Units
MHz
Preset to Q
40
ns
Preset to Q
25
ns
Clear to Q
40
ns
Clear to Q
25
ns
Clock to Q or Q
40
ns
Clock to Q or Q
25
ns
3
www.fairchildsemi.com
DM7474
Switching Characteristics
DM7474
Physical Dimensions inches (millimeters) unless otherwise noted
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M14A
www.fairchildsemi.com
4
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N14A
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and
Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD
SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component in any component of a life support
device or system whose failure to perform can be reasonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the
body, or (b) support or sustain life, and (c) whose failure
to perform when properly used in accordance with
instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
user.
www.fairchildsemi.com
5
www.fairchildsemi.com
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
Similar pages