Hanbit HMD16M64B8A-10L Synchronous dram module 128mbyte (16mx64-bit), so-dimm, 4banks, 4k ref., 3.3v Datasheet

HANBit
HSD16M64B8A
Synchronous DRAM Module 128Mbyte (16Mx64-Bit), SO-DIMM,
4Banks, 4K Ref., 3.3V
Part No. HSD16M64B8A
GENERAL DESCRIPTION
The HSD16M64B8A is a 16M x 64 bit Synchronous Dynamic RAM high density memory module. The module consists
of eight CMOS 4M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil packages on a 144-pin glass-epoxy
substrate. Two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The
HSD16M64B8 is a SO-DIMM(Small Outline Dual in line Memory Module) and is intended for mounting into 144-pin edge
connector sockets. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are
possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be
useful for a variety of high bandwidth, high performance memory system applications All module components may be
powered from a single 3.3V DC power supply and all inputs and outputs are LVTTL-compatible.
FEATURES
• Part Identification
HSD16M64B8A-F/10L : 100MHz (CL=3)
HSD16M64B8A-F/10 : 100MHz (CL=2)
HSD16M64B8A-F/12 : 125MHz (CL=3)
HSD16M64B8A-F/13 : 133MHz (CL=3)
F means Auto & Self refresh with Low-Power (3.3V)
• Burst mode operation
• Auto & self refresh capability (4096 Cycles/64ms)
• LVTTL compatible inputs and outputs
• Single 3.3V ±0.3V power supply
• MRS cycle with address key programs
- Latency (Access from column address)
- Burst length (1, 2, 4, 8 & Full page)
- Data scramble (Sequential & Interleave)
• All inputs are sampled at the positive going edge of the system clock
• The used device is 4M x 8bit x 4Banks SDRAM
URL:www.hbe.co.kr
REV 1.0 (August.2002)
HANBit Electronics Co.,Ltd.
-1-
HANBit
HSD16M64B8A
PIN ASSIGNMENT
Symbol
PIN
1
Vss
3
DQ0
5
7
PIN
Symbol
PIN
Symbol
PIN
Symbol
PIN
Symbol
PIN
Symbol
2
Vss
49
DQ13
50
DQ45
97
4
DQ32
51
DQ14
52
DQ46
99
DQ22
98
DQ54
DQ23
100
DQ55
DQ1
6
DQ33
53
DQ15
54
DQ47
101
DQ2
8
DQ34
55
Vss
56
Vss
103
Vcc
102
Vcc
A6
104
A7
BA0
9
DQ3
10
DQ35
57
NC
58
NC
105
A8
106
11
Vcc
12
Vcc
59
NC
60
NC
107
Vss
108
Vss
13
DQ4
14
DQ36
61
CLK0
62
CKE0
109
A9
110
BA1
15
DQ5
16
DQ37
63
Vcc
64
Vcc
111
A10_AP
112
A11
17
DQ6
18
DQ38
65
/RAS
66
/CAS
113
Vcc
114
Vcc
19
DQ7
20
DQ39
67
/WE
68
NC
115
DQM2
116
DQM6
21
Vss
22
Vss
69
/CS0
70
NC
117
DQM3
118
DQM7
23
DQM0
24
DQM4
71
NC
72
NC
119
Vss
120
Vss
25
DQM1
26
DQM5
73
NC
74
CLK1
121
DQ24
122
DQ56
27
Vcc
28
Vcc
75
Vss
76
Vss
29
A0
30
A3
77
NC
78
31
A1
32
A4
79
NC
80
33
A2
34
A5
81
Vcc
82
Vcc
35
Vss
36
Vss
83
DQ16
84
DQ48
37
DQ8
38
DQ40
85
DQ17
86
DQ49
39
DQ9
40
DQ41
87
DQ18
88
DQ50
41
DQ10
42
DQ42
89
DQ19
90
43
DQ11
44
DQ43
91
Vss
92
45
Vcc
46
Vcc
93
DQ20
47
DQ12
48
DQ44
95
DQ21
URL:www.hbe.co.kr
REV 1.0 (August.2002)
123
DQ25
124
DQ57
125
DQ26
126
DQ58
127
DQ27
128
DQ59
129
Vcc
130
Vcc
131
DQ28
132
DQ60
133
DQ29
134
DQ61
135
DQ30
136
DQ62
DQ51
137
DQ31
138
DQ63
Vss
139
Vss
140
Vss
94
DQ52
141
SDA
142
SCL
96
DQ53
143
Vcc
144
Vcc
NC
NC
HANBit Electronics Co.,Ltd.
-2-
HANBit
HSD16M64B8A
FUNCTIONAL BLOCK DIAGRAM
DQ0-63
CKE0
/CA
CKE
CAS
/RAS
S
RAS
/CS0
CE
U1
WE
CKE
CAS
WE
CE
U3
WE
CKE
CAS
CE
WE
CKE
CAS
WE
CKE
CAS
CE
WE
CKE
CAS
CE
WE
CKE
CAS
WE
DQM1
BA0-1
CLK
DQ16-23
CLKB
DQM2
DQM2
BA0-1
DQM3
BA0-1
CLK
DQ32-39
CLKC
DQM4
DQM4
BA0-1
CLK
DQ40-47
DQM5
A0-A11
A0-A11
DQM5
BA0-1
CLK
DQ48-55
CLKD
DQM6
DQM6
BA0-1
CLK
DQ56-63
U8
RAS
CE
A0-A11
U7
RAS
BA0-1
DQM3
A0-A11
U6
RAS
DQM0
CLK
DQ24-31
U5
RAS
CE
A0-A11
U4
RAS
DQM0
DQM1
A0-A11
CKE
CAS
RAS
CLKA
CLK
DQ8-15
U2
RAS
CE
A0-A11
CLK
DQ0-7
DQM7
A0-A11
DQM7
BA0-1
/WE
A0 - A11
BA0-1
Vcc
Two 0.1uF Capacitors
per each SDRAM
Vss
URL:www.hbe.co.kr
REV 1.0 (August.2002)
HANBit Electronics Co.,Ltd.
-3-
HANBit
HSD16M64B8A
PIN FUNCTION DESCRIPTION
PIN
NAME
INPUTT FUNCTION
CLK
System clock
Active on the positive going edge to sample all inputs.
/CE
Chip enable
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+tSS prior to valid command.
A0 ~ A11
Address
Row/column addresses are multiplexed on the same pins.
Row address : RA0 ~ RA11, Column address : CA0 ~ CA9
BA0~ BA1
Bank select address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
/RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with RAS low.
Enables row access & precharge.
/CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with CAS low.
Enables column access.
/WE
Write enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM0 ~ 7
Data input/output mask
Makes data output Hi-Z, tSHZ after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
DQ0 ~ 63
Data input/output
Data inputs/outputs are multiplexed on the same pins.
VDD/VSS
Power supply/ground
Power and ground for the input buffers and the core logic.
ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL
RATING
VIN ,OUT
-1V to 4.6V
Voltage on Vcc Supply Relative to Vss
Vcc
-1V to 4.6V
Power Dissipation
PD
8W
TSTG
-55oC to 150oC
Voltage on Any Pin Relative to Vss
Storage Temperature
Short Circuit Output Current
IOS
200mA
Notes:
Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be
restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
URL:www.hbe.co.kr
REV 1.0 (August.2002)
HANBit Electronics Co.,Ltd.
-4-
HANBit
HSD16M64B8A
DC OPERATING CONDITIONS
(Recommended operating conditions (Voltage referenced to VSS = 0V, TA = 0 to 70° C) )
PARAMETER
SYMBOL
MIN
TYP.
MAX
UNIT
NOTE
Supply Voltage
Vcc
3.0
3.3
3.6
V
Input High Voltage
VIH
2.0
3.0
Vcc+0.3
V
1
Input Low Voltage
VIL
-0.3
0
0.8
V
2
Output High Voltage
VOH
2.4
-
-
V
IOH = -2mA
Output Low Voltage
VOL
-
-
0.4
V
IOL = 2mA
Input leakage current
I LI
-10
10
uA
Notes :
1. VIH (max) = 5.6V AC. The overshoot voltage duration is ≤ 3ns.
2. VIL (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ VIN ≤ VDDQ.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
3
CAPACITANCE
(VCC = 3.3V, TA = 23° C, f = 1MHz, VREF =1.4V ± 200 mV)
DESCRIPTION
SYMBOL
MIN
MAX
UNITS
Clock
CCLK
2.5
4.0
pF
/RAS, /CAS,/WE,/CS, CKE, DQM
CIN
2.5
5.0
pF
Address
CADD
2.5
5.0
pF
DQ (DQ0 ~ DQ7)
COUT
4.0
6.5
pF
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, TA = 0 to 70° C)
VERSION
TEST
PARAMETER
SYMBOL
CONDITION
NOT
UNIT
-12
-10
10L
120
110
110
E
13
Burst length = 1
Operating current
ICC1
(One bank active)
12
tRC ≥ tRC(min)
mA
1
0
IO = 0mA
Precharge standby current
ICC2P
CKE ≤ VIL(max)
1
mA
1
mA
20
mA
tCC=10ns
in
power-down mode
ICC2PS
CKE & CLK ≤ VIL(max)
tCC=∞
CKE ≥ VIH(min)
Precharge standby current
in
ICC2N
CS* ≥ VIH(min), tCC=10ns
Input signals are changed
non power-down mode
one time during 20ns
URL:www.hbe.co.kr
REV 1.0 (August.2002)
HANBit Electronics Co.,Ltd.
-5-
HANBit
HSD16M64B8A
CKE ≥ VIH(min)
ICC2NS
CLK ≤ VIL(max), tCC=∞
7
Input signals are stable
ICC3P
Active standby current in
power-down mode
ICC3PS
CKE ≤ VIL(max), tCC=10ns
5
CKE&CLK ≤ VIL(max)
mA
5
tCC=∞
CKE≥VIH(min),
CS*≥VIH(min), tCC=10ns
30
ICC3N
Active standby current in
Input signals are changed
non power-down mode
one time during 20ns
(One bank active)
CKE≥VIH(min)
ICC3NS
mA
CLK ≤VIL(max), tCC=∞
20
Input signals are stable
IO = 0 mA
Operating current
Page burst
15
4Banks Activated
0
ICC4
(Burst mode)
145
125
125
mA
1
220
210
210
mA
2
tCCD = 2CLKs
Refresh current
ICC5
Self refresh current
22
tRC ≥ tRC(min)
ICC6
0
CKE ≤ 0.2V
1.5
mA
800
mA
Notes:
1. Measured with outputs open.
2. Refresh period is 64ms.
3. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).
AC OPERATING TEST CONDITIONS
(vcc = 3.3V ± 0.3V, TA = 0 to 70° C)
PARAMETER
AC Input levels (Vih/Vil)
Input timing measurement reference level
Input rise and fall time
Output timing measurement reference level
Output load condition
URL:www.hbe.co.kr
REV 1.0 (August.2002)
Value
UNIT
2.4/0.4
V
1.4
V
tr/tf = 1/1
ns
1.4
V
See Fig. 2
HANBit Electronics Co.,Ltd.
-6-
HANBit
HSD16M64B8A
+3.3V
Vtt=1.4V
1200Ω
50Ω
DOUT
870Ω
DOUT
Z0=50Ω
50pF*
50pF
VOH (DC) = 2.4V, IOH = -2mA
VOL (DC) = 0.4V, IOL = 2mA
(Fig. 2) AC output load circuit
(Fig. 1) DC output load
circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
VERSION
PARAMETER
SYMBOL
-13
-12
-10
-10L
UNIT
NOTE
Row active to row active delay
tRRD(min)
15
16
20
20
ns
1
RAS to CAS delay
tRP(min)
20
20
20
20
ns
1
Row precharge time
tRP(min)
20
20
20
20
ns
1
tRAS(min)
45
48
50
50
ns
1
Row active time
Row cycle time
tRAS(max)
tRC(min)
100
65
68
70
ns
70
ns
1
2
Last data in to row precharge
tRDL(min)
2
CLK
Last data in to Active delay
tDAL(min)
2 CLK + 20 ns
-
Last data in to new col. address delay
tCDL(min)
1
CLK
2
Last data in to burst stop
tBDL(min)
1
CLK
2
Col. address to col. address delay
tCCD(min)
1
CLK
3
ea
4
CAS latency=3
2
Number of valid output data
CAS latency=2
-
1
Notes :
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and
then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. For -8/H/L/10, tRDL=1CLK and tDAL=1CLK+20ns is also supported .
( recommend : tRDL=2CLK and tDAL=2CLK + 20ns.)
URL:www.hbe.co.kr
REV 1.0 (August.2002)
HANBit Electronics Co.,Ltd.
-7-
HANBit
HSD16M64B8A
AC CHARACTERISTICS
(AC operating conditions unless otherwise noted)
-13
PARAMETER
-12
-10
-10L
SYMBOL
MIN
CLK cycle
CAS
time
latency=3
MAX
MIN
7.5
tCC
MAX
MIN
8
MAX
10
1000
MIN
UNIT
NOTE
ns
1
ns
1,2
ns
2
MAX
10
1000
1000
1000
CAS
-
-
10
12
latency=2
CLK to valid
CAS
output delay
latency=3
5.4
6
6
6
tSAC
CAS
-
-
6
7
latency=2
Output data
CAS
hold time
latency=3
2.7
3
3
3
tOH
CAS
-
-
3
3
latency=2
CLK high pulse width
tCH
2.5
3
3
3
ns
3
CLK low pulse width
tCL
2.5
3
3
3
ns
3
Input setup time
tSS
1.5
2
2
2
ns
3
Input hold time
tSH
0.8
1
1
1
ns
3
CLK to output in Low-Z
tSLZ
1
1
1
1
ns
3
2
CLK to output
CAS
in Hi-Z
latency=3
5.4
6
6
6
ns
-
-
6
7
ns
tSHZ
CAS
latency=2
Notes :
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered
ie., [(tr + tf)/2-1]ns should be added to the parameter.
SIMPLIFIED TRUTH TABLE
COMMAND
Register
Mode register set
Auto refresh
Refresh
Self
refres
h
Entry
Exit
Bank active & row addr.
URL:www.hbe.co.kr
REV 1.0 (August.2002)
CKE
n-1
CKE
n
/C
S
/R
A
S
/C
A
S
/W
E
D
Q
M
H
X
L
L
L
L
X
OP code
L
L
L
H
X
X
X
X
H
H
L
L
H
H
X
L
H
H
H
H
X
X
X
L
L
H
H
X
BA
0,1
V
A10/
AP
A11
A9~A0
NOTE
1,2
3
3
3
3
Row address
HANBit Electronics Co.,Ltd.
-8-
HANBit
Read &
column
address
Write &
column
address
HSD16M64B8A
Auto
precharge
disable
Auto
precharge
X
L
H
L
H
X
V
disable
Auto
Auto
H
X
L
H
L
L
X
precharge
X
L
L
H
L
X
H
X
L
L
H
L
X
Entry
H
L
H
X
X
X
L
V
V
V
Exit
L
H
X
X
X
X
Entry
H
L
Exit
L
H
Bank selection
e
All banks
Clock suspend or
active power down
Precharge
power
down mode
DQM
No operation command
(A0 ~ A9)
L
Address
4,5
H
X
X
X
L
H
H
H
H
X
X
X
L
V
V
V
H
H
X
X
H
X
X
X
L
H
H
H
X
4
(A0 ~ A9)
H
H
Precharg
H
V
disable
Burst Stop
4
Address
Column
precharge
disable
Column
L
H
4,5
X
V
L
X
H
6
X
X
X
X
X
X
V
X
X
X
7
(V=Valid, X=Don't care, H=Logic high, L=Logic low)
Notes :
1. OP Code : Operand code
A0 ~ A12 & BA0 ~ BA1 : Program keys. (@ MRS)
2. MRS can be issued only at all banks precharge state.
A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.
If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),
but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
TIMING DIAGRAMS
Please refer to attached timing diagram chart (II)
URL:www.hbe.co.kr
REV 1.0 (August.2002)
HANBit Electronics Co.,Ltd.
-9-
HANBit
HSD16M64B8A
PACKAGING INFORMATION
Unit : Inch [mm]
PCB Thickness: 1.0mm (10.t - 1.1t)
Immersion Gold PCB Pattern
ORDERING INFORMATION
( F MEANS AUTO & SELF REFRESH WITH LOW-POWER (3.3V))
Part Number
Density
Org.
HMD16M64B8A-13
128MByte
16M x 64
HMD16M64B8A-12
128MByte
16M x 64
HMD16M64B8A-10L
128MByte
16M x 64
HMD16M64B8A-10
128MByte
16M x 64
HMD16M64B8A-F13
128MByte
16M x 64
HMD16M64B8A-F12
HMD16M64B8A-F10L
HMD16M64B8A-F10
URL:www.hbe.co.kr
REV 1.0 (August.2002)
128MByte
128MByte
128MByte
16M x 64
16M x 64
16M x 64
Package
144 PinSODIMM
144 PinSODIMM
144 PinSODIMM
144 PinSODIMM
144 PinSODIMM
144 PinSODIMM
144 PinSODIMM
144 PinSODIMM
Ref.
Vcc
MODE
4K
3.3V
SDRAM
4K
3.3V
SDRAM
4K
3.3V
SDRAM
4K
3.3V
SDRAM
4K
3.3V
SDRAM
4K
3.3V
SDRAM
4K
3.3V
SDRAM
4K
3.3V
SDRAM
MAX.frq
CL3
133MHz
CL3
125MHz
CL3
100MHz
CL2
100MHz
CL3
133MHz
CL3
125MHz
CL3
100MHz
CL2
100MHz
HANBit Electronics Co.,Ltd.
- 10 -
Similar pages