HUF75309P3, HUF75309D3, HUF75309D3S
Data Sheet
June 1999
19A, 55V, 0.070 Ohm, N-Channel UltraFET
Power MOSFETs
These N-Channel power MOSFETs
are manufactured using the
innovative UltraFET™ process.
This advanced process technology
achieves the lowest possible on-resistance per silicon area,
resulting in outstanding performance. This device is capable
of withstanding high energy in the avalanche mode and the
diode exhibits very low reverse recovery time and stored
charge. It was designed for use in applications where power
efficiency is important, such as switching regulators,
switching converters, motor drivers, relay drivers, lowvoltage bus switches, and power management in portable
and battery-operated products.
4358.5
Features
• 19A, 55V
• Simulation Models
- Temperature Compensated PSPICE® and SABER©
Models
- SPICE and SABER Thermal Impedance Models
Available on the WEB at:
www.semi.Intersil.com/families/models.htm
• Peak Current vs Pulse Width Curve
• UIS Rating Curve
• Related Literature
- TB334, “Guidelines for Soldering Surface Mount
Components to PC Boards”
Symbol
Formerly developmental type TA75309.
Ordering Information
PART NUMBER
File Number
D
PACKAGE
BRAND
HUF75309P3
TO-220AB
75309P
HUF75309D3
TO-251AA
75309D
HUF75309D3S
TO-252AA
75309D
G
S
NOTE: When ordering, use the entire part number. Add the suffix T to
obtain the TO-252AA variant in tape and reel, e.g., HUF75309D3ST.
Packaging
JEDEC STYLE TO-220AB
JEDEC TO-251AA
SOURCE
DRAIN
GATE
DRAIN
(FLANGE)
SOURCE
DRAIN
GATE
DRAIN
(FLANGE)
JEDEC TO-252AA
DRAIN
(FLANGE)
GATE
SOURCE
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.
UltraFET™ is a trademark of Intersil Corporation. PSPICE® is a registered trademark of MicroSim Corporation.
SABER is a Copyright of Analogy, Inc. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
HUF75309P3, HUF75309D3, HUF75309D3S
Absolute Maximum Ratings
TC = 25oC, Unless Otherwise Specified
Drain to Source Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDSS
Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDGR
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VGS
Drain Current
Continuous (Figure 2). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID
Pulsed Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .IDM
Pulsed Avalanche Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EAS
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PD
Derate Above 25oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, TSTG
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TL
Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Tpkg
UNITS
V
V
V
55
55
±20
19
Figure 4
Figures 6, 14, 15
55
0.37
-55 to 175
A
W
W/oC
oC
300
260
oC
oC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. TJ = 25oC to 150oC.
TC = 25oC, Unless Otherwise Specified
Electrical Specifications
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
55
-
-
V
VDS = 50V, VGS = 0V
-
-
1
µA
VDS = 45V, VGS = 0V, TC = 150oC
-
-
250
µA
VGS = ±20V
-
-
±100
nA
OFF STATE SPECIFICATIONS
Drain to Source Breakdown Voltage
Zero Gate Voltage Drain Current
BVDSS
IDSS
Gate to Source Leakage Current
IGSS
ID = 250µA, VGS = 0V (Figure 11)
ON STATE SPECIFICATIONS
Gate to Source Threshold Voltage
VGS(TH)
VGS = VDS, ID = 250µA (Figure 10)
2
-
4
V
Drain to Source On Resistance
rDS(ON)
ID = 19A, VGS = 10V (Figure 9)
-
0 .060
0.070
Ω
THERMAL SPECIFICATIONS
Thermal Resistance Junction to Case
RθJC
(Figure 3)
-
-
2.7
oC/W
Thermal Resistance Junction to Ambient
RθJA
TO-220
-
-
62
oC/W
TO-251, TO-252
-
-
100
oC/W
VDD = 30V, ID ≅ 19A,
RL = 1.58Ω, VGS = 10V,
RGS = 27Ω
-
-
70
ns
-
7
-
ns
tr
-
39
-
ns
td(OFF)
-
24
-
ns
tf
-
30
-
ns
tOFF
-
-
80
ns
-
20
24
nC
-
11
13.5
nC
-
0.68
0.85
nC
SWITCHING SPECIFICATIONS (VGS = 10V)
Turn-On Time
tON
Turn-On Delay Time
td(ON)
Rise Time
Turn-Off Delay Time
Fall Time
Turn-Off Time
GATE CHARGE SPECIFICATIONS
Total Gate Charge
Qg(TOT)
VGS = 0V to 20V
Gate Charge at 10V
Qg(10)
VGS = 0V to 10V
Threshold Gate Charge
Qg(TH)
VGS = 0V to 2V
VDD = 30V,
ID ≅ 19A,
RL = 1.58Ω
Ig(REF) = 1.0mA
(Figure13)
Gate to Source Gate Charge
Qgs
-
1.8
-
nC
Reverse Transfer Capacitance
Qgd
-
5
-
nC
2
HUF75309P3, HUF75309D3, HUF75309D3S
TC = 25oC, Unless Otherwise Specified
Electrical Specifications
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
-
350
-
pF
-
150
-
pF
-
39
-
pF
CAPACITANCE SPECIFICATIONS
Input Capacitance
CISS
Output Capacitance
COSS
Reverse Transfer Capacitance
CRSS
VDS = 25V, VGS = 0V,
f = 1MHz
(Figure 12)
Source to Drain Diode Specifications
PARAMETER
SYMBOL
Source to Drain Diode Voltage
MIN
TYP
MAX
UNITS
ISD = 19A
-
-
1.25
V
trr
ISD = 19A, dISD/dt = 100A/µs
-
-
50
ns
QRR
ISD = 19A, dISD/dt = 100A/µs
-
-
70
nC
VSD
Reverse Recovery Time
Reverse Recovered Charge
TEST CONDITIONS
Typical Performance Curves
20
1.0
ID, DRAIN CURRENT (A)
POWER DISSIPATION MULTIPLIER
1.2
0.8
0.6
0.4
15
10
5
0.2
0
0
0
25
50
75
100
125
25
175
150
50
TC , CASE TEMPERATURE (oC)
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE
TEMPERATURE
2
ZθJC, NORMALIZED
THERMAL IMPEDANCE
1
75
100
125
150
175
TC, CASE TEMPERATURE (oC)
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
CASE TEMPERATURE
DUTY CYCLE - DESCENDING ORDER
0.5
0.2
0.1
0.05
0.02
0.01
PDM
0.1
t1
t2
NOTES:
DUTY FACTOR: D = t1/t2
PEAK TJ = PDM x ZθJC x RθJC + TC
SINGLE PULSE
0.01
10-5
10-4
10-3
10-2
10-1
t, RECTANGULAR PULSE DURATION (s)
FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE
3
100
101
HUF75309P3, HUF75309D3, HUF75309D3S
Typical Performance Curves
(Continued)
IDM, PEAK CURRENT (A)
500
TC = 25oC
FOR TEMPERATURES
ABOVE 25oC DERATE PEAK
CURRENT AS FOLLOWS:
175 - TC
I = I25
150
100
VGS = 10V
TRANSCONDUCTANCE
MAY LIMIT CURRENT
IN THIS REGION
10
10-5
10-4
10-3
10-2
10-1
100
101
t, PULSE WIDTH (s)
FIGURE 4. PEAK CURRENT CAPABILITY
200
TJ = MAX RATED
SINGLE PULSE
TC = 25oC
IAS, AVALANCHE CURRENT (A)
ID, DRAIN CURRENT (A)
100
100µs
10
OPERATION IN THIS
AREA MAY BE
LIMITED BY rDS(ON)
1ms
VDSS(MAX) = 55V
10ms
100
STARTING TJ = 25oC
10
STARTING TJ = 150oC
1
1
10
100
If R = 0
tAV = (L)(IAS)/(1.3*RATED BVDSS - VDD)
If R ≠ 0
tAV = (L/R)ln[(IAS*R)/(1.3*RATED BVDSS - VDD) +1]
1
0.001
200
0.01
VDS, DRAIN TO SOURCE VOLTAGE (V)
0.1
1
10
tAV, TIME IN AVALANCHE (ms)
NOTE: Refer to Intersil Application Notes AN9321 and AN9322.
FIGURE 5. FORWARD BIAS SAFE OPERATING AREA
FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY
40
40
VGS = 10V
32
24
VGS = 6V
16
VGS = 5V
8
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX, TC = 25oC
0
0
2
4
6
VDS, DRAIN TO SOURCE VOLTAGE (V)
FIGURE 7. SATURATION CHARACTERISTICS
4
-55oC
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
VGS = 7V
ID, DRAIN CURRENT (A)
ID, DRAIN CURRENT (A)
VGS = 20V
32
25oC
24
175oC
16
8
VDD = 15V
0
8
0
2
4
6
VGS, GATE TO SOURCE VOLTAGE (V)
FIGURE 8. TRANSFER CHARACTERISTICS
8
HUF75309P3, HUF75309D3, HUF75309D3S
Typical Performance Curves
(Continued)
1.2
PULSE DURATION = 80µs, VGS = 10V, ID = 19A
DUTY CYCLE = 0.5% MAX
VGS = VDS, ID = 250µA
NORMALIZED GATE
THRESHOLD VOLTAGE
NORMALIZED DRAIN TO SOURCE
ON RESISTANCE
2.5
2.0
1.5
1.0
0.5
1.0
0.8
0.6
-80
-40
0
40
80
120
160
200
-80
-40
TJ, JUNCTION TEMPERATURE (oC)
FIGURE 9. NORMALIZED DRAIN TO SOURCE ON
RESISTANCE vs JUNCTION TEMPERATURE
40
80
120
160
200
FIGURE 10. NORMALIZED GATE THRESHOLD VOLTAGE vs
JUNCTION TEMPERATURE
1.2
500
VGS = 0V, f = 1MHz
CISS = CGS + CGD
CRSS = CGD
COSS ≈ CDS + CGD
ID = 250µA
C, CAPACITANCE (pF)
NORMALIZED DRAIN TO SOURCE
BREAKDOWN VOLTAGE
0
TJ, JUNCTION TEMPERATURE (oC)
1.1
1.0
400
CISS
300
200
COSS
100
CRSS
0.9
0
-80
-40
0
40
80
120
160
200
10
0
TJ , JUNCTION TEMPERATURE (oC)
20
FIGURE 11. NORMALIZED DRAIN TO SOURCE BREAKDOWN
VOLTAGE vs JUNCTION TEMPERATURE
VGS , GATE TO SOURCE VOLTAGE (V)
VDD = 30V
8
6
WAVEFORMS IN
DESCENDING ORDER:
ID = 19A
ID = 15A
ID = 10A
ID = 5A
4
2
0
3
6
9
12
Qg, GATE CHARGE (nC)
NOTE: Refer to Intersil Application Notes AN7254 and AN7260.
FIGURE 13. GATE CHARGE WAVEFORMS FOR CONSTANT GATE CURRENT
5
40
50
60
FIGURE 12. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
10
0
30
VDS , DRAIN TO SOURCE VOLTAGE (V)
HUF75309P3, HUF75309D3, HUF75309D3S
Test Circuits and Waveforms
VDS
BVDSS
L
tP
VARY tP TO OBTAIN
REQUIRED PEAK IAS
IAS
+
RG
VDS
VDD
VDD
-
VGS
DUT
tP
0V
IAS
0
0.01Ω
tAV
FIGURE 14. UNCLAMPED ENERGY TEST CIRCUIT
FIGURE 15. UNCLAMPED ENERGY WAVEFORMS
VDS
VDD
RL
Qg(TOT)
VDS
VGS = 20V
VGS
Qg(10)
+
VDD
VGS = 10V
VGS
DUT
VGS = 2V
IG(REF)
0
Qg(TH)
Qgs
Qgd
Ig(REF)
0
FIGURE 16. GATE CHARGE TEST CIRCUIT
FIGURE 17. GATE CHARGE WAVEFORM
VDS
tON
tOFF
td(ON)
td(OFF)
tf
tr
RL
VDS
90%
90%
+
VGS
-
VDD
10%
10%
0
DUT
90%
RGS
VGS
VGS
0
FIGURE 18. SWITCHING TIME TEST CIRCUIT
6
10%
50%
50%
PULSE WIDTH
FIGURE 19. RESISTIVE SWITCHING WAVEFORMS
HUF75309P3, HUF75309D3, HUF75309D3S
PSPICE Electrical Model
.SUBCKT HUF75309 2 1 3 ;
rev 30June97
CA 12 8 3.85e-10
CB 15 14 4.15e-10
CIN 6 8 3.17e-10
LDRAIN
DPLCAP
DBODY 7 5 DBODYMOD
DBREAK 5 11 DBREAKMOD
DPLCAP 10 5 DPLCAPMOD
DRAIN
2
5
10
RLDRAIN
RSLC1
51
+
RSLC2
5
51
EBREAK 11 7 17 18 59.22
EDS 14 8 5 8 1
EGS 13 8 6 8 1
ESG 6 10 6 8 1
EVTHRES 6 21 19 8 1
EVTEMP 20 6 18 22 1
DBREAK
ESLC
11
-
RDRAIN
6
8
ESG
EVTHRES
+ 19 8
+
LGATE
IT 8 17 1
EVTEMP
RGATE +
18 22
9
20
GATE
1
LDRAIN 2 5 1e-9
LGATE 1 9 2.24e-9
LSOURCE 3 7 2.09e-9
+
17
EBREAK 18
50
-
21
16
MWEAK
6
MMED
MSTRO
RLGATE
LSOURCE
CIN
8
SOURCE
3
7
MMED 16 6 8 8 MMEDMOD
MSTRO 16 6 8 8 MSTROMOD
MWEAK 16 21 8 8 MWEAKMOD
RSOURCE
RLSOURCE
S1A
12
RBREAK 17 18 RBREAKMOD 1
RDRAIN 50 16 RDRAINMOD 9.1e-3
RGATE 9 20 1.27
RLDRAIN 2 5 10
RLGATE 1 9 22.4
RLSOURCE 3 7 20.9
RSLC1 5 51 RSLCMOD 1e-6
RSLC2 5 50 1e3
RSOURCE 8 7 RSOURCEMOD 4.0e-3
RVTHRES 22 8 RVTHRESMOD 1
RVTEMP 18 19 RVTEMPMOD 1
S1A
S1B
S2A
S2B
DBODY
-
S2A
13
8
14
13
S1B
17
18
RVTEMP
S2B
13
CA
RBREAK
15
CB
6
8
-
-
IT
14
+
+
EGS
19
VBAT
5
8
EDS
-
+
8
22
RVTHRES
6 12 13 8 S1AMOD
13 12 13 8 S1BMOD
6 15 14 13 S2AMOD
13 15 14 13 S2BMOD
VBAT 22 19 DC 1
ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*43),4.5))}
.MODEL DBODYMOD D (IS = 3.0e-13 RS = 1.04e-2 TRS1 = 1.89e-3 TRS2 = 0 CJO = 5.25e-10 TT = 3.09e-8 M = 0.5)
.MODEL DBREAKMOD D (RS = 2.66e-1 TRS1 = 1.31e-4 TRS2 = 1.34e-5)
.MODEL DPLCAPMOD D (CJO = 3.8e-10 IS = 1e-30 N = 10 M = 0.79)
.MODEL MMEDMOD NMOS (VTO = 3.45 KP = 2 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 1.27)
.MODEL MSTROMOD NMOS (VTO = 3.95 KP = 19 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u)
.MODEL MWEAKMOD NMOS (VTO = 3.05KP = 0.05 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 12.7 RS = 0.1)
.MODEL RBREAKMOD RES (TC1 = 1.05e-3 TC2 = 1.21e-7)
.MODEL RDRAINMOD RES (TC1 = 3.1e-2 TC2 = 3.7e-5)
.MODEL RSLCMOD RES (TC1 = 2.71e-3 TC2 = 1.07e-5)
.MODEL RSOURCEMOD RES (TC1 = 0 TC2 = 0)
.MODEL RVTHRESMOD RES (TC = -3.31e-3 TC2 = -4.31e-6)
.MODEL RVTEMPMOD RES (TC1 = -1.62e-3 TC2 = 1.29e-6)
.MODEL S1AMOD VSWITCH (RON = 1e-5
.MODEL S1BMOD VSWITCH (RON = 1e-5
.MODEL S2AMOD VSWITCH (RON = 1e-5
.MODEL S2BMOD VSWITCH (RON = 1e-5
ROFF = 0.1
ROFF = 0.1
ROFF = 0.1
ROFF = 0.1
VON = -6.0 VOFF= -3.0)
VON = -3.0 VOFF= -6.0)
VON = 1.9 VOFF= 4.9)
VON = 4.9 VOFF= 1.9)
.ENDS
NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global
Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.
7
HUF75309P3, HUF75309D3, HUF75309D3S
SABER Electrical Model
REV February 1999
template huf75309 n2, n1, n3
electrical n2, n1, n3
{
var i iscl
d..model dbodymod = (is = 3.0e-13, cjo = 5.25e-10, tt = 3.09e-8, m = 0.5)
d..model dbreakmod = ()
d..model dplcapmod = (cjo = 3.8e-10, is = 1e-30, n = 10, m = 0.79)
m..model mmedmod = (type=_n, vto = 3.45, kp = 2, is = 1e-30, tox = 1)
m..model mstrongmod = (type=_n, vto = 3.95, kp = 19, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 3.05, kp = 0.05, is = 1e-30, tox = 1)
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6.0, voff = -3.0)
sw_vcsp..model s1bmod = (ron = 1e-5, roff = 0.1, von = -3.0, voff = -6.0)
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = 1.9, voff = 4.9)
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 4.9, voff = 1.9)
LDRAIN
DPLCAP
10
RSLC1
51
RDRAIN
6
8
EVTHRES
+ 19 8
GATE
1
EVTEMP
RGATE + 18 22
9
20
MWEAK
MSTRO
CIN
DBODY
EBREAK
+
17
18
MMED
-
8
l.ldrain n2 n5 = 1e-9
l.lgate n1 n9 = 2.24e-9
l.lsource n3 n7 = 2.09e-9
71
11
16
6
RLGATE
i.it n8 n17 = 1
21
RDBODY
DBREAK
50
+
d.dbody n7 n71 = model=dbodymod
d.dbreak n72 n11 = model=dbreakmod
d.dplcap n10 n5 = model=dplcapmod
72
ISCL
ESG
LGATE
RLDRAIN
RDBREAK
RSLC2
-
c.ca n12 n8 = 3.85e-10
c.cb n15 n14 = 4.15e-10
c.cin n6 n8 = 3.17e-10
DRAIN
2
5
LSOURCE
7
RSOURCE
RLSOURCE
S1A
12
m.mmed n16 n6 n8 n8 = model=mmedmod, l = 1u, w = 1u
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l = 1u, w = 1u
m.mweak n16 n21 n8 n8 = model=mweakmod, l = 1u, w = 1u
res.rbreak n17 n18 = 1, tc1 = 1.05e-3, tc2 = -1.21e-7
res.rdbody n71 n5 = 1.04e-2, tc1 = 1.89e-3, tc2 = 0
res.rdbreak n72 n5 = 2.66e-1, tc1 = 1.31e-4, tc2 = 1.34e-5
res.rdrain n50 n16 = 9.1e-3, tc1 = 3.1e-2, tc2 = 3.7e-5
res.rgate n9 n20 = 1
res.rldrain n2 n5 = 10
res.rlgate n1 n9 = 22.4
res.rlsource n3 n7 = 20.9
res.rslc1 n5 n51 = 1e-6, tc1 = 2.71e-3, tc2 = 1.07e-5
res.rslc2 n5 n50 = 1e3
res.rsource n8 n7 = 4.0e-2, tc1 = 0, tc2 = 0
res.rvtemp n18 n19 = 1, tc1 = -1.62e-3, tc2 = 1.29e-6
res.rvthres n22 n8 = 1, tc1 = -3.31e-3, tc2 = -4.31e-6
S2A
13
8
S1B
CA
17
18
RVTEMP
S2B
13
CB
6
8
EGS
19
-
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc = 1
equations {
i (n51->n50) + = iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/43))** 4.5))
}
}
-
IT
14
+
+
spe.ebreak n11 n7 n17 n18 = 59.22
spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
8
RBREAK
15
14
13
VBAT
5
8
EDS
-
+
8
22
RVTHRES
SOURCE
3
HUF75309P3, HUF75309D3, HUF75309D3S
SPICE Thermal Model
th
REV February 1999
JUNCTION
HUF75309
CTHERM1 th 6 8e-4
CTHERM2 6 5 1e-3
CTHERM3 5 4 2e-3
CTHERM4 4 3 2.8e-3
CTHERM5 3 2 5.5e-3
CTHERM6 2 tl 1.6e-2
RTHERM1
CTHERM1
6
RTHERM1 th 6 1e-3
RTHERM2 6 5 7e-3
RTHERM3 5 4 9e-2
RTHERM4 4 3 4e-1
RTHERM5 3 2 6e-1
RTHERM6 2 tl 9.5e-1
RTHERM2
CTHERM2
5
SABER Thermal Model
RTHERM3
CTHERM3
SABER thermal model HUF75309
template thermal_model th tl
thermal_c th, tl
{
ctherm.ctherm1 th 6 = 8e-4
ctherm.ctherm2 6 5 = 1e-3
ctherm.ctherm3 5 4 = 2e-3
ctherm.ctherm4 4 3 = 2.8e-3
ctherm.ctherm5 3 2 = 5.5e-3
ctherm.ctherm6 2 tl = 1.6e-2
4
RTHERM4
CTHERM4
3
rtherm.rtherm1 th 6 = 1e-3
rtherm.rtherm2 6 5 = 7e-3
rtherm.rtherm3 5 4 = 9e-2
rtherm.rtherm4 4 3 = 4e-1
rtherm.rtherm5 3 2 = 6e-1
rtherm.rtherm6 2 tl = 9.5e-1
}
RTHERM5
CTHERM5
2
RTHERM6
CTHERM6
tl
CASE
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
9