Infineon IPG20N04S4L-07 Optimos-t2 power-transistor Datasheet

IPG20N04S4L-07
OptiMOS™-T2 Power-Transistor
Product Summary
V DS
40
V
R DS(on),max4)
7.2
mW
ID
20
A
Features
• Dual N-channel Logic Level - Enhancement mode
PG-TDSON-8-4
• AEC Q101 qualified
• MSL1 up to 260°C peak reflow
• 175°C operating temperature
• Green Product (RoHS compliant)
• 100% Avalanche tested
Type
Package
Marking
IPG20N04S4L-07
PG-TDSON-8-4
4N04L07
Maximum ratings, at T j=25 °C, unless otherwise specified
Parameter
Symbol
Continuous drain current
one channel active
ID
Conditions
Value
T C=25 °C, V GS=10 V1)
20
T C=100 °C,
V GS=10 V2)
20
Unit
A
Pulsed drain current2)
one channel active
I D,pulse
-
80
Avalanche energy, single pulse2, 4)
E AS
I D=10A
230
mJ
Avalanche current, single pulse4)
I AS
-
15
A
Gate source voltage
V GS
-
±16
V
Power dissipation
one channel active
P tot
T C=25 °C
65
W
Operating and storage temperature
T j, T stg
-
-55 ... +175
°C
Rev. 1.0
page 1
2010-10-05
IPG20N04S4L-07
Parameter
Symbol
Values
Conditions
Unit
min.
typ.
max.
Thermal characteristics2)
Thermal resistance, junction - case
R thJC
-
-
-
2.3
SMD version, device on PCB
R thJA
minimal footprint
-
100
-
6 cm2 cooling area3)
-
60
-
K/W
Electrical characteristics, at T j=25 °C, unless otherwise specified
Static characteristics
Drain-source breakdown voltage
V (BR)DSS V GS=0 V, I D= 1 mA
40
-
-
Gate threshold voltage
V GS(th)
V DS=V GS, I D= 30µA
1.2
1.7
2.2
Zero gate voltage drain current4)
I DSS
V DS=40 V, V GS=0 V,
T j=25 °C
-
0.01
1
T j=85 °C2)
-
1
100
V DS=18 V, V GS=0 V,
V
µA
Gate-source leakage current4)
I GSS
V GS=16 V, V DS=0 V
-
-
100
nA
Drain-source on-state resistance4)
R DS(on)
V GS=4.5 V, I D=10 A
-
8.0
9.2
mW
V GS=10 V, I D=17 A
-
6.5
7.2
Rev. 1.0
page 2
2010-10-05
IPG20N04S4L-07
Parameter
Symbol
Values
Conditions
Unit
min.
typ.
max.
-
3060
3980
-
560
730
Dynamic characteristics2)
Input capacitance4)
C iss
Output capacitance4)
C oss
Reverse transfer capacitance4)
Crss
-
25
58
Turn-on delay time
t d(on)
-
9
-
Rise time
tr
-
4
-
Turn-off delay time
t d(off)
-
50
-
Fall time
tf
-
25
-
Gate to source charge
Q gs
-
8.2
11
Gate to drain charge
Q gd
-
4
9
Gate charge total
Qg
-
39
50
Gate plateau voltage
V plateau
-
2.7
-
V
IS
-
-
20
A
-
-
80
V GS=0 V, V DS=25 V,
f =1 MHz
V DD=20 V, V GS=10 V,
I D=20 A, R G=11 W
pF
ns
Gate Charge Characteristics2, 4)
V DD=32 V, I D=20 A,
V GS=0 to 10 V
nC
Reverse Diode
Diode continous forward current2)
one channel active
T C=25 °C
2)
Diode pulse current
one channel active
I S,pulse
Diode forward voltage
V SD
V GS=0 V, I F=17 A,
T j=25 °C
-
0.9
1.3
V
Reverse recovery time2)
t rr
V R=20 V, I F=I S,
di F/dt =100 A/µs
-
36
-
ns
Reverse recovery charge2, 4)
Q rr
-
34
-
nC
1)
Current is limited by bondwire; with an R thJC =2.3 K/W the chip is able to carry 73A at 25°C.
2)
Specified by design. Not subject to production test.
3)
Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 µm thick) copper area for drain
connection. PCB is vertical in still air.
4)
Per channel
Rev. 1.0
page 3
2010-10-05
IPG20N04S4L-07
1 Power dissipation
2 Drain current
P tot = f(T C); V GS ≥ 6 V; one channel active
I D = f(T C); V GS ≥ 6 V; one channel active
70
25
60
20
50
15
I D [A]
P tot [W]
40
30
10
20
5
10
0
0
0
50
100
150
200
0
50
100
T C [°C]
150
200
T C [°C]
3 Safe operating area
4 Max. transient thermal impedance
I D=f(V DS); T C=25°C; D =0; one channel active
Z thJC = f(t p)
parameter: t p
parameter: D =t p/T
101
100
1 µs
10 µs
100 µs
0.5
100
Z thJC [K/W]
I D [A]
10
1 ms
0.1
0.05
10-1
1
0.01
single pulse
10-2
0.1
0.1
1
10
100
10-5
10-4
10-3
10-2
10-1
100
t p [s]
V DS [V]
Rev. 1.0
10-6
page 4
2010-10-05
IPG20N04S4L-07
5 Typ. output characteristics4)
6 Typ. drain-source on-state resistance4)
I D = f(V DS); T j = 25 °C
R DS(on) = f(I D); T j = 25 °C
parameter: V GS
parameter: V GS
80
40
10 V
4V
4.5 V
3.5 V
3V
35
60
30
R DS(on) [mW]
I D [A]
3.5 V
40
25
20
4V
15
20
3V
10
4.5 V
10 V
5
0
0
1
2
3
0
4
20
40
60
80
I D [A]
V DS [V]
7 Typ. transfer characteristics4)
8 Typ. drain-source on-state resistance4)
I D = f(V GS); V DS = 6V
R DS(on) = f(T j); I D = 17 A; V GS = 10 V
parameter: T j
80
12
175 °C
25 °C
-55 °C
10
R DS(on) [mW]
I D [A]
60
40
20
6
0
1
1.5
2
2.5
3
3.5
4
4.5
V GS [V]
Rev. 1.0
8
4
-60
-20
20
60
100
140
180
T j [°C]
page 5
2010-10-05
IPG20N04S4L-07
9 Typ. gate threshold voltage
10 Typ. Capacitances4)
V GS(th) = f(T j); V GS = V DS
C = f(V DS); V GS = 0 V; f = 1 MHz
parameter: I D
104
2.5
Ciss
C [pF]
2
V GS(th) [V]
300µA
1.5
103
Coss
30µA
1
102
0.5
Crss
101
0
-60
-20
20
60
100
140
0
180
5
10
15
T j [°C]
11 Typical forward diode characteristicis4)
12 Avalanche characteristics4)
IF = f(VSD)
I A S= f(t AV)
parameter: T j
parameter: Tj(start)
25
30
100
I AV [A]
I F [A]
102
1
10
25 °C
100 °C
10
150 °C
25 °C
175 °C
100
1
0
0.2
0.4
0.6
0.8
1
1.2
1.4
V SD [V]
Rev. 1.0
20
V DS [V]
1
10
100
1000
t AV [µs]
page 6
2010-10-05
IPG20N04S4L-07
13 Avalanche energy4)
14 Drain-source breakdown voltage
E AS = f(T j), I D = 10A
V BR(DSS) = f(T j); I D = 1 mA
44
250
43
200
42
E AS [mJ]
V BR(DSS) [V]
150
100
41
40
39
50
38
37
0
25
50
75
100
125
150
-60
175
-20
T j [°C]
20
60
100
140
180
T j [°C]
15 Typ. gate charge4)
16 Gate charge waveforms
V GS = f(Q gate); I D = 20 A pulsed
parameter: V DD
12
V GS
Qg
10
8V
32 V
V GS [V]
8
6
V g s(th)
4
2
Q g (th)
Q sw
Q gs
0
0
10
20
30
Q gate
Q gd
40
Q gate [nC]
Rev. 1.0
page 7
2010-10-05
IPG20N04S4L-07
Published by
Infineon Technologies AG
81726 Munich, Germany
© Infineon Technologies AG 2010
All Rights Reserved.
Legal Disclaimer
The information given in this document shall in no event be regarded as a guarantee of conditions
or characteristics. With respect to any examples or hints given herein, any typical values stated
herein and/or any information regarding the application of the device, Infineon Technologies hereby
disclaims any and all warranties and liabilities of any kind, including without limitation, warranties
of non-infringement of intellectual property rights of any third party.
Information
For further information on technology, delivery terms and conditions and prices, please contact
the nearest Infineon Technologies Office (www.infineon.com).
Warnings
Due to technical requirements, components may contain dangerous substances.
For information on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the
express written approval of Infineon Technologies, if a failure of such components can reasonably be
expected to cause the failure of that life-support device or system or to affect the safety or
effectiveness of that device or system. Life support devices or systems are intended to be implanted
in the human body or to support and/or maintain and sustain and/or protect human life.
If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
Rev. 1.0
page 8
2010-10-05
IPG20N04S4L-07
Revision History
Version
Date
Changes
Revision 1.0
05.10.2010
Data Sheet revision 1.0
Rev. 1.0
page 9
2010-10-05
Similar pages