NSC LM4540 Ac â 97 codec with national 3d sound Datasheet

LM4540
AC ’97 Codec with National 3D Sound
General Description
Key Specifications
The LM4540 is an audio codec for PC systems which performs the analog-intensive function of the Analog Codec ’97
Rev 1.03 architecture. Using 18-Bit Σ∆ A/D and D/A converters, the LM4540 provides 90dB of dynamic range.
The LM4540 was designed specifically to provide a high
quality audio path and provide all analog functionality in a PC
audio system. It features full duplex stereo A/D’s and D/A’s
and an analog mixer with 2 stereo and 3 mono inputs, each
of which has separate gain, attenuation and mute control. In
addition, the LM4540 provides National’s 3D Sound stereo
enhancement technology.
The LM4540 features AC-Link, a synchronous, fixed rate serial bus for connection to the digital AC ’97 Controller. The
separation of the analog and digital functions of the AC ’97
architecture allows for system design flexibility and increased overall performance.
n Analog Mixer Dynamic Range
95dB (typ)
n D/A Dynamic Range
89dB (typ)
n A/D Dynamic Range
90dB (typ)
Features
n Audio Codec ’97 compliant
n Stereo 18-Bit Σ∆ A/D’s and D/A’s with 128X
oversampling
n National’s 3D Sound circuitry
n Power management support
n Digital Interface 3V and 5V compliant
Applications
n PC Audio Systems Requiring Only 2 Stereo Inputs (CD,
Line) and 3 Mono Inputs (Mic, Phone, PC Beep)
Block Diagram
DS100906-1
FIGURE 1. LM4540 Block Diagram
© 1999 National Semiconductor Corporation
DS100906
www.national.com
LM4540 AC ’97 Codec with National 3D Sound
February 1999
Absolute Maximum Ratings (Note 3)
TQFP Package
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Vapor Phase (60 sec.)
215˚C
Infrared (15 sec.)
220˚C
Supply Voltage
See AN-450 ″Surface Mounting and their Effects on
Product Reliability″ for other methods of
soldering surface mount devices.
6.0V
Storage Temperature
−65˚C to +150˚C
Input Voltage
θJA (typ) — VBH48A
−0.3V to VDD +0.3V
ESD Susceptibility (Note 5)
pins 27, 28
2500V
Operating Ratings
1500V
pin 3
Temperature Range
750V
ESD Susceptibility (Note 6)
pin 3
Junction Temperature
74˚C/W
200V
TMIN ≤ TA ≤ TMAX
−40˚C ≤ TA ≤ 85˚C
100V
Analog Supply Range
4.2V ≤ AVDD ≤ 5.5V
3.0V ≤ DVDD ≤ 5.5V
Digital Supply Range
150˚C
Soldering Information
Electrical Characteristics (Notes 1, 3)
The following specifications apply for AVDD = 5V, DVDD = 5V unless otherwise noted. Limits apply for TA= 25˚C. The reference
for 0dB is 1Vrms unless otherwise specified.
Symbol
Parameter
Conditions
Typical
(Note 7)
AVDD
DVDD
Analog Supply Range
Digital Supply Range
IDDD
Digital Quiescent Power Supply
Current
IDDA
Analog Quiescent Power Supply
Current
Units
(Limits)
LM4540
Limit
(Note 8)
4.2
V (min)
5.5
V (max)
3.0
V (min)
5.5
V (max)
DVDD = 5V
38
mA
DVDD = 3.3V
20
mA
55
mA
mA
ISD
Shutdown Current
1.5
VREF
Reference Voltage
2.23
V
PSRR
Power Supply Rejection Ratio
40
dB
Analog Loopthru Mode
THD
Dynamic Range (Note 2)
CD Input to Line Output, -60dB Input
THD+N, A-Weighted
Total Harmonic Distortion
VO = -3dB, f = 1kHz, RL = 10kΩ
95
90
dB (min)
0.01
0.02
% (max)
Analog Input Section
VIN
Line Input Voltage
1
Vrms
Mic Input with 20dB Gain
0.1
Vrms
Mic Input with 0dB Gain
1
Xtalk
Crosstalk
ZIN
CIN
Vrms
-85
-70
dB (max)
Input Impedance
40
10
kΩ (min)
Input Capacitance
15
pF
CD Left to Right
0.04
dB
Step Size
0dB to 22.5dB
1.5
dB
AS
Step Size
+12dB to -34.5dB
1.5
dB
AM
Mute Attenuation
86
dB
18
Bits
Interchannel Gain Mismatch
CD Left to Right
Record Gain Amplifier - A/D
AS
Mixer Section
Analog to Digital Converters
Resolution
www.national.com
2
Electrical Characteristics (Notes 1, 3)
(Continued)
The following specifications apply for AVDD = 5V, DVDD = 5V unless otherwise noted. Limits apply for TA= 25˚C. The reference
for 0dB is 1Vrms unless otherwise specified.
Symbol
Parameter
Conditions
Units
(Limits)
LM4540
Typical
(Note 7)
Limit
(Note 8)
75
Analog to Digital Converters
Dynamic Range (Note 2)
-60dB Input THD+N, A-Weighted
90
Frequency Response
-1dB Bandwidth
20
dB (min)
Dynamic Range (Note 2)
-60dB Input THD+N, A-Weighted
89
85
dB (min)
Total Harmonic Distortion
VIN = -3dB, f=1kHz, RL = 10kΩ
0.01
0.03
% (max)
Frequency Response
-1dB Bandwidth
1
mS (max)
kHz
Digital to Analog Converters
Resolution
THD
18
21
Group Delay (Note 2)
DT
Bits
kHz
Out of Band Energy
-40
dB
Stop Band Rejection
70
dB
Discrete Tones
-96
dB
1.5
dB
86
dB
Output Volume Section
AS
Step Size
AM
Mute Attenuation
0dB to -46.5dB
Digital I/O (Note 2)
VIL
Low level input voltage
0.30 x
DVDD
V (max)
VHI
High level input voltage
0.40 x
DVDD
V (min)
VOH
High level output voltage
0.50 x
DVDD
V (min)
VOL
Low level output voltage
0.20 x
DVDD
V (max)
IL
Input Leakage Current
AC Link inputs
IL
Tri state Leakage Current
High impedance AC Link outputs
IDR
Output drive current
AC Link outputs
± 10
± 10
µA (max)
µA (max)
5
mA
12.288
MHz
81.4
nS
Digital Timing Specifications (Note 2)
FBC
BIT_CLK frequency
TBCP
BIT_CLK period
Variation of BIT_CLK period from 50%
duty cycle
± 20
% (max)
TCH
BIT_CLK high
FSYNC
SYNC frequency
TSP
SYNC period
20.8
µS
TSH
SYNC high pulse width
1.3
µS
TSL
SYNC low pulse width
19.5
µS
48
kHz
TSETUP
Setup Time
SDATA_IN, SDATA_OUT to falling
edge of BIT_CLK
THOLD
Hold Time
Hold time of SDATA_IN, SDATA_OUT
from falling edge of BIT_CLK
5
nS (min)
TRISE
Rise Time
BIT_CLK, SYNC, SDATA_IN or
SDATA_OUT
6
nS (max)
TFALL
Fall Time
BIT_CLK, SYNC, SDATA_IN or
SDATA_OUT
6
nS (max)
TRST_LOW
RESET# active low pulse width
For cold reset
1.0
µS (min)
TRST2CLK
RESET# inactive to BIT_CLK start
up
For cold reset
162.8
nS (min)
3
15
nS (min)
www.national.com
Electrical Characteristics (Notes 1, 3)
(Continued)
The following specifications apply for AVDD = 5V, DVDD = 5V unless otherwise noted. Limits apply for TA= 25˚C. The reference
for 0dB is 1Vrms unless otherwise specified.
Symbol
Parameter
Conditions
Units
(Limits)
LM4540
Typical
(Note 7)
Limit
(Note 8)
Digital Timing Specifications (Note 2)
TSH
SYNC active high pulse width
For warm reset
TSYNC2CLK
SYNC inactive to BIT_CLK start up
For warm reset
1.3
µS
TSU2RST
Setup to trailing edge of RESET#
For ATE Test Mode
15
nS (min)
TRST2HZ
Rising edge of RESET# to Hi-Z
For ATE Test Mode
25
nS (max)
162.8
nS (min)
Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.
Note 2: These specifications are guaranteed by design and characterization; they are not production tested.
Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is
given, however, the typical value is a good indication of device performance.
Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by TJMAX, θJA, and the ambient temperature TA. The maximum
allowable power dissipation is PDMAX = (TJMAX–TA)/θJA or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4540, TJMAX = 150˚C. The
typical junction-to-ambient thermal resistance is 74˚C/W for package number VBH48A.
Note 5: Human body model, 100 pF discharged through a 1.5 kΩ resistor.
Note 6: Machine Model, 220 pF–240 pF discharged through all pins.
Note 7: Typicals are measured at 25˚C and represent the parametric norm.
Note 8: Limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).
www.national.com
4
Timing Diagrams
Clocks
DS100906-10
Data Setup and Hold
DS100906-11
Digital Rise and Fall
DS100906-12
Cold Reset
DS100906-13
Warm Reset
DS100906-14
5
www.national.com
Typical Application
DS100906-3
FIGURE 2. LM4540 Typical Application Circuit
www.national.com
6
Connection Diagram
DS100906-2
Top View
Order Number LM4540VH
See NS Package Number VBH48A
Pin Description
Analog I/O
Name
Pin
I/O
PC_BEEP
12
I
This is a mono input which gets summed into the stereo line output after the National 3D
Sound block. The PC_BEEP level can be adjusted from 0dB to −45dB in 3dB steps, or
muted, via register 0Ah.
PHONE
13
I
This is a mono input which gets summed into the stereo line output after the National 3D
Sound block. The PHONE level can be adjusted from +12dB to −34.5dB in 1.5dB steps as
well as muted via register 0Ch.
CD_L
18
I
This line level input can be routed through the Input Mux and recorded by the left ADC. In
addition, this analog input gets summed into the left output stream. The amount of CD_L
signal mixed in the left output stream can be adjusted from +12dB to −34.5dB in 1.5dB steps
as well as muted via register 12h.
CD_GND
19
I
This input can be used to reject common mode signals on the CD_L or CD_R inputs.
CD_GND is an AC ground point not a DC ground point. This input must be AC-coupled to
the CD input signal’s ground.
Functional Description
7
www.national.com
Pin Description
Analog I/O
(Continued)
(Continued)
Name
Pin
I/O
CD_R
20
I
This line level input can be routed through the Input Mux and recorded by the right ADC. In
addition, this analog input gets summed into the right output stream. The amount of CD_R
signal mixed in the right output stream can be adjusted from +12dB to −34.5dB in 1.5dB
steps as well as muted via register 12h.
MIC1
21
I
Either MIC1 or MIC2 can be selected via software and routed through the Input Mux for
recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of
mic signal mixed in the output stream can be adjusted from +12dB to −34.5dB in 1.5dB
steps as well as muted via register 0Eh.
Functional Description
MIC2
22
I
Either MIC1 or MIC2 can be selected via software and routed through the Input Mux for
recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of
mic signal mixed in the output stream can be adjusted from +12dB to −34.5dB in 1.5dB
steps as well as muted via register 0Eh.
LINE_IN_L
23
I
This line level input can be routed through the Input Mux and recorded by the left ADC. In
addition, this analog input gets summed into the left output stream. The amount of
LINE_IN_L signal mixed in the left output stream can be adjusted from +12dB to −34.5dB in
1.5dB steps as well as muted via register 10h.
LINE_IN_R
24
I
This line level input can be routed through the Input Mux and recorded by the right ADC. In
addition, this analog input gets summed into the right output stream. The amount of
LINE_IN_R signal mixed in the right output stream can be adjusted from +12dB to −34.5dB
in 1.5dB steps as well as muted via register 10h.
LINE_OUT_L
35
O
This is a post-mixed output for the left audio channel. The level of this output can be
adjusted from 0dB to −45dB in 1.5dB steps as well as muted via register 02h.
LINE_OUT_R
36
O
This is a post-mixed output for the right audio channel. The level of this output can be
adjusted from 0dB to −45dB in 1.5dB steps as well as muted via register 02h.
MONO_OUT
37
O
This line level output can be switched between outputting the post-mixed combined left and
right outputs or the mic signal. The level of this output can be adjusted from 0dB to −45dB in
1.5dB steps as well as muted via register 06h.
www.national.com
8
Pin Description
(Continued)
Digital I/O and Clocking
Name
Pin
I/O
Functional Description
XTL_IN
2
I
24.576 MHz crystal input. Use a fundamental-mode type crystal. When operating from a
crystal, a 1MΩ resistor must be connected across pins 2 and 3.
XTL_OUT
3
O
24.576 MHz crystal output. When operating from a crystal, a 1MΩ resistor must be
connected across pins 2 and 3.
SDATA_OUT
5
I
This data stream contains both control data and DAC audio data. This input is sampled by
the LM4540 on the falling edge of BIT_CLK.
BIT_CLK
6
O
12.288 MHz clock which is derived (divide by two) from the 24.576MHz crystal input
(XTL_IN).
SDATA_IN
8
O
This data stream contains both status data and ADC audio data. This output is clocked out
by the LM4540 on the rising edge of BIT_CLK.
SYNC
10
I
48kHz sync pulse which signifies the beginning of both the SDATA_IN and SDATA_OUT
serial streams. SYNC must be synchronous to BIT_CLK.
RESET#
11
I
This active low signal causes a hardware reset which returns the control registers to their
default conditions.
Power Supplies and References
Name
Pin
I/O
AVDD
25,38
I
Analog supply pins.
Functional Description
AVSS
26,42
I
Analog ground pins.
DVDD
1,9
I
Digital supply pins.
DVSS
4,7
I
Digital ground pins.
VREF
27
O
Nominal 2.2V reference output. Not intended to sink or source current. Bypassing of this pin
should be done with short traces to maximize performance.
VREFOUT
28
O
Nominal 2.2V reference output. Can source up to 5mA of current and can be used to bias a
microphone. Do not connect any external capacitance to this pin.
AFILT1
29
O
This pin is not used and should be left open (NC). However, a capacitor to ground on this
pin is permitted as it will not affect performance.
AFILT2
30
O
This pin is not used and should be left open (NC). However, a capacitor to ground on this
pin is permitted as it will not affect performance.
O
These pins are used to complete the National 3D Sound circuit. Connect a 0.022µF
capacitor between pins 3DP and 3DN. The National 3D Sound can be turned on and off via
control register 20h. This is a fixed-depth type stereo enhance circuit, thus writing to register
22h has no effect. If National 3D Sound is not desired, then these pins should be left as no
connect (NC).
3DP,3DN
31,32
9
www.national.com
Typical Performance Characteristics
ADC Noise Floor
Analog Loopthru
Noise Floor
DAC Noise Floor
DS100906-15
ADC Frequency
Response
DS100906-16
DAC Frequency
Response
DS100906-19
www.national.com
DS100906-20
10
DS100906-18
11
www.national.com
Mute
Mute
X
Master Volume
Master Volume
Mono
02h
06h
Reserved
Powerdown
Ctrl/Stat
24h
26h
Vendor ID2
3D Control (3D has
fixed center and
depth)
22h
7Eh
General Purpose
20h
Vendor ID1
Reserved
1Eh
7Ch
Record Gain
1Ch
Vendor Reserved
Record Select
1Ah
7Ah
X
PCM Out Vol
18h
Reserved
X
CD Volume
12h
Vendor Reserved
X
Line In Volume
10h
28h
X
Mic Volume
0Eh
5Ah
POP
Phone Volume
0Ch
0
0
-
-
X
Mute
X
Mute
Mute
Mute
Mute
Mute
Mute
Reserved
PC_BEEP Volume
08h
0Ah
X
Reset
00h
D15
Name
REG
Register Map
1
1
-
-
X
PR6
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
D14
0
0
-
-
X
PR5
X
X
3D
X
X
X
X
X
X
X
X
X
X
X
X
0
D13
0
0
-
-
X
PR4
X
X
X
X
X
X
GL4
GL4
GL4
X
X
X
X
X
ML4
0
D12
0
1
-
-
X
PR3
X
X
X
X
GL3
X
GL3
GL3
GL3
X
X
X
X
X
ML3
1
D11
0
1
-
-
X
PR2
X
X
X
X
GL2
SL2
GL2
GL2
GL2
X
X
X
X
X
ML2
1
D10
1
1
-
-
X
PR1
X
X
MIX
X
GL1
SL1
GL1
GL1
GL1
X
X
X
X
X
ML1
0
D9
1
0
-
-
X
PR0
X
X
MS
X
GL0
SL0
GL0
GL0
GL0
X
X
X
X
X
ML0
1
D8
0
0
-
-
X
X
X
X
LPBK
X
X
X
X
X
X
X
X
X
X
X
X
0
D7
0
1
-
-
X
X
X
X
X
X
X
X
X
X
X
20dB
X
X
X
X
X
1
D6
0
0
-
-
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
0
D5
0
1
-
-
X
X
X
X
X
X
X
X
GR4
GR4
GR4
GN4
GN4
PV3
X
MM4
MR4
1
D4
0
0
-
-
X
REF
X
X
X
X
GR3
X
GR3
GR3
GR3
GN3
GN3
PV2
X
MM3
MR3
0
D3
0
0
-
-
X
ANL
X
X
X
X
GR2
SR2
GR2
GR2
GR2
GN2
GN2
PV1
X
MM2
MR2
0
D2
0
1
-
-
X
DAC
X
X
X
X
GR1
SR1
GR1
GR1
GR1
GN1
GN1
PV0
X
MM1
MR1
0
D1
0
1
-
-
X
ADC
X
X
X
X
GR0
SR0
GR0
GR0
GR0
GN0
GN0
X
X
MM0
MR0
0
D0
4300h
4E53h
-
-
X
na
X
X
0000h
X
8000h
0000h
8808h
8808h
8808h
8008h
8008h
8008h
X
8000h
8008h
0d50h
Default
Application Information
AC Link Serial Interface Protocol
DS100906-4
FIGURE 3. AC 97 Bidirectional Audio Frame
DS100906-6
FIGURE 4. AC Link Audio Output Frame
AC Link Output Frame
The audio output frame (output from AC ’97 Controller) contains control and PCM data targeted for the LM4540 control
registers and stereo DAC. The Tag slot, slot 0, contains 16
bits that tell the AC Link interface circuitry on the LM4540 the
validity of the following data slots.
A new audio output frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of
BIT_CLK. On the next rising edge of BIT_CLK, the AC ’97
Controller drives SD_OUT with the first bit of slot 0. The
LM4540 samples SD_OUT on the falling edge of BIT_CLK.
The AC ’97 Controller will continue outputting the SD_OUT
stream on each successive rising edge of BIT_CLK.
DS100906-5
SD_OUT Slot 0: Tag Phase
FIGURE 5. Start of Audio Output Frame
The first bit of slot 0 is designated the ″Valid Frame″ bit. If
this bit is 1, it indicates that the current data frame contains
at least one slot of valid data and the LM4540 will further
sampled the next four bits to determine which frames do in
fact have valid data. Valid slots are signified by a 1 in their respective slot bit position.
www.national.com
12
Bit
Description
Comment
15
Valid Frame
1 = Valid Frame
14
Control
register
address
1 = Valid slot
13
Control
register data
1 = Valid slot
12
Left Playback
PCM Data
1 = Valid slot
Application Information
(Continued)
Bit
Description
Comment
11
Right
Playback
PCM Data
1 = Valid slot
Description
Description
Comment
19:4
Control
Register Write
Data
Set bits to ″0″ if read
operation
3:0
Reserved
Set to ″0″
SD_OUT Slot 3: PCM Playback Left Channel
SD_OUT Slot 1: Control Address
Slot 1 is used both to write to the LM4540 registers as well
as read back a register’s current value. The MSB of Slot 1
(bit 19) signifies whether the current control operation is a
read or a write. BIts 18 through 12 are used to specify the
register address of the read or write operation. The least significant twelve bits are reserved and should be stuffed with
zeros by the AC’97 controller.
Bits
Bits
Slot 3 is a 20 bit field used to transmit data intended for the
left DAC on the LM4540. Any unused bits should be padded
with zeros. The LM4540 DAC’s have 18 bit resolution and
thus will use the first 18 bits of the 20 bit PCM stream.
Bits
Description
Comment
19:0
PCM Audio
Data for Left
DAC
Set unused bits to ″0″
Comment
19
Read/Write
0 = Write, 1 = Write
18:12
Control
Register
Identifies the Control
Register
11:0
Reserved
Set to ″0″
SD_OUT Slot 4: PCM Playback Right Channel
Slot 4 is a 20 bit field used to transmit data intended for the
right DAC on the LM4540. Any unused bits should be padded with zeros. The LM4540 DAC’s have 18 bit resolution
and thus will use the first 18 bits of the 20 bit PCM stream.
SD_OUT Slot 2: Control Data
Slot 2 is used to transmit 16 bit control data to the LM4540 in
the event that the current operation is a write operation. The
least significant four bits should be stuffed with zeros by the
AC ’97 controller. If the current operation is a register read,
the entire slot, bits 19 through 0 should be stuffed with zeros.
Bits
Description
Comment
19:0
PCM Audio
Data for Right
DAC
Set unused bits to ″0″
SD_OUT Slots 5-12: Reserved
Set these SD_OUT slots to ″0″ as they are not currently
used and are reserved for future use.
DS100906-8
FIGURE 6. AC Link Audio Input Frame
SD_IN Slot 0: Codec Status Bits
The first bit of SD_IN Slot 0 (bit 15), if asserted (=″1″), indicates that the Codec is ready. The digital controller must
probe further to see which other subsections are ready.
AC Link Input Frame
The audio input frame (input to the AC ’97 Digital Controller)
contains status and PCM data from the LM4540 control registers and stereo ADC. The Tag slot, slot 0, contains 16 bits
that tell the AC ’97 Digital Controller whether the LM4540 is
ready and the validity of data from certain device subsections.
A new audio input frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of
BIT_CLK. On the next rising edge of BIT_CLK, the LM4540
drives SD_IN with the first bit of slot 0. The Digital Controller
samples SD_IN on the falling edge of BIT_CLK. The
LM4540 will continue outputting the SD_IN stream on each
successive rising edge of BIT_CLK. The LM4540 outputs
data MSB first, in a MSB justified format. All reserved bits
and slots are stuffed with ″0″ ’s by the LM4540.
13
www.national.com
Application Information
(Continued)
Bits
Description
Comment
1:0
Reserved
Stuffed with ″0″’s
SD_IN Slot 4: PCM Record Right Channel
This slot contains the right ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed
through the Input Mux for recording by the right ADC.
Description
Comment
15
Codec Ready
Bit
0=Not Ready, 1=Ready
14
Slot 1 data
valid
Status Address is valid
13
Slot 2 data
valid
Status Data is valid
12
Slot 3 data
valid
Left Audio PCM Data is
valid
11
Slot 4 data
valid
Right Audio PCM Data is
valid
Description
Comment
19
Reserved
Stuffed with ″0″
18:12
Control
Register Index
Echo of Control Register
for which data is being
returned.
11:0
Reserved
Stuffed with ″0″ ’s
19:4
Control
Register Read
Data
3:0
Reserved
1:0
Reserved
Stuffed with ″0″’s
Reset Register (00h)
Writing any value to this register causes a register reset
which changes all of the registers back to their default values. If this register is read, the codec will return a value of
0D50h indicating that National 3D Sound is implemented
and 18 bit data is supported by both the ADCs and DACs.
Master Volume Registers (02h, 06h)
These registers allows the output levels from LINE_OUT port
and MONO_OUT port to be attenuated or muted. Each step
is nominally 1.5dB and each output can be individually
muted by setting the most significant bit to 1.
Comment
Mute
Mx5:Mx0
Function
0
00 0000
0dB attenuation
0
01 1111
46.5dB attenuation
0
1X XXXX
46.5dB attenuation
1
XX XXXX
mute
Default: 8000h
PC Beep Register (0Ah)
This register controls the level of the PC_BEEP input. The
PC_BEEP can be both attenuated and muted via register
0Ah. Step size is nominally 3dB. The signal present after the
attenuation and mute block is summed into both the left and
right channels.
Stuffed with ″0″ ’s
SD_IN Slot 3: PCM Record Left Channel
This slot contains the left ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed
through the Input Mux for recording by the left ADC.
Bits
Description
Comment
19:2
PCM Record
Left Channel
data
18 bit audio sample from
left ADC
www.national.com
18 bit audio sample from
right ADC
DS100906-9
The slot returns the control register data. The data returned
was initiated by a read request in the previous SD_OUT
frame, slot 1.
Description
19:2
FIGURE 8. AC Link Powerdown Timing
SD_IN Slot 2: Status Data
Bits
Comment
AC Link Low Power Mode
SD_IN Slot 1: Status Address
The slot echoes the control register which a read was requested on. The address echoed was initiated by a read request in the previous SD_OUT frame, slot 1.
Bits
Description
PCM Record
Right Channel
data
SD_IN Slots 5-12: Reserved
These SD_IN slots are set to ″0″ as they are reserved for future use.
DS100906-7
FIGURE 7. Start of Audio Input Frame
Bit
Bits
Mute
PV3:0
Function
0
0000
0dB attenuation
0
1111
45dB attenuation
1
XXXX
mute
Default: 8000h
14
Application Information
(Continued)
Mute
Gx3:Gx0
Function
Mixer Input Volume Registers (Index 0Ch - 12h, 18h)
0
1111
22.5dB gain
These registers control the input volume controls including
mute. Each volume control is 5 bit which provides from a
range of +12dB gain to 34.5dB attenuation. For stereo ports,
the left and right levels can be independently set. Muting a
given port is accomplished by setting the MSB to 1. Setting
the MSB to 1 for stereo ports mutes both the left and right
channel. Register 0Eh has an additional 20dB boost for a microphone level input. This is enabled by setting bit 6 of register 0Eh to 1.
0
0000
0dB gain
1
XXXX
mute
Mute
Gx4:Gx0
Function
0
00000
+12dB gain
0
01000
0dB gain
0
01111
34.5dB attenuation
1
XXXXX
mute
Default: 8000h
General Purpose Register (20h)
This register controls many miscellaneous functions implemented on the LM4540. The miscellaneous functions include
POP which allows the PCM to bypass the National 3D
Sound circuitry, 3D which enables or disables the National
3D Sound circuitry, MIX which selects the MONO_OUT
source, MS which selects the microphone mux source, and
LPBK which connects the output of the stereo ADC to the input of the stereo DAC. LPBK provides a digital loopthru path
when enabled.
Default: 8008h (mono regs.), 8808h (stereo regs.)
Record Select Register (1Ah)
This register independently controls the source for the right
and left channel which will be recorded by the stereo ADC.
The default value is 0000h which corresponds to Mic in.
SL2:SL0
Left Record Source
0
Mic
1
CD In (L)
2
not used
3
not used
4
Line In (L)
5
Stereo Mix (L)
6
Mono Mix (L)
7
Phone
SR2:SR0
Right Record Source
BIT
Function
POP
PCM out path and mute, 0 = pre 3D, 1 =
post 3D
3D
National 3D Sound on / off 1 = on
MIX
Mono output select 0 = Mix, 1 = Mic
MS
Mic select 0 = Mic1 1 = Mic2
LPBK
ADC/DAC loopback
Powerdown Control / Status Register (26h)
This read/write register is used to monitor subsystem readiness and program LM4540 powerdown states. The lower
half of this register is read only with a ″1″ indicated the subsection is ready. Writing to the lower 8 bits will have no effect.
When the AC Link ″Codec Ready″ indicator bit (SDATA_IN
slot 0, bit 15) is a 1 it indicates that the AC Link and AC ’97
registers are in a fully operational state. The AC ’97 Controller must further probe the Powerdown Control / Status Register to determine exactly which subsections are ready.
0
Mic
BIT
Function
1
CD In (R)
REF
Vref’s up to nominal level
2
not used
ANL
Analog mixers ready
3
not used
DAC
DAC section ready to accept data
ADC
ADC section ready to transmit data
4
Line In (R)
5
Stereo Mix (R)
6
Mono Mix (R)
BIT
Function
7
Phone
PRO
PCM in ADC’s and Input Mux powerdown
The supported powerdown modes are as follows.
Record (Input) Gain Register (1Ch)
This registers controls the Record (Input) Gain level for the
stereo input selected via the Record Select Control Register
(1Ah). The gain can be programmed from 0dB to +22.5dB in
1.5dB steps. The level for the left and right channel can be
individually controlled. The input can also be muted by setting the MSB to 1.
PR1
PCM out DAC’s powerdown
PR2
Analog Mixer powerdown (VREF still on)
PR3
Analog Mixer powerdown (VREF off)
PR4
Digital Interface (AC Link) powerdown
(external clk off)
PR5
Internal Clk disable
PR6
not used
Reserved Registers (28h - 7Ah)
Do not write to these registers as they are reserved.
15
www.national.com
LM4540 AC ’97 Codec with National 3D Sound
Physical Dimensions
inches (millimeters) unless otherwise noted
48-Lead , TQFP, 7 X 7 X 1.4mm, JEDEC (M)
Order Number LM4540VH
NS Package Number VBH48A
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
2. A critical component is any component of a life support
1. Life support devices or systems are devices or sysdevice or system whose failure to perform can be reatems which, (a) are intended for surgical implant into
sonably expected to cause the failure of the life support
the body, or (b) support or sustain life, and whose faildevice or system, or to affect its safety or effectiveness.
ure to perform when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.
National Semiconductor
Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: [email protected]
www.national.com
National Semiconductor
Europe
Fax: +49 (0) 1 80-530 85 86
Email: [email protected]
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80
National Semiconductor
Asia Pacific Customer
Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: [email protected]
National Semiconductor
Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
Similar pages