LTC3422 1.5A, 3MHz Synchronous Step-Up DC/DC Converter with Output Disconnect U FEATURES DESCRIPTIO ■ The LTC®3422 is a high efficiency, current mode, fixed frequency, step-up DC/DC converter with true output disconnect and inrush current limiting. The part is guaranteed to start up from an input voltage of 1V. The device includes a 0.20Ω N-channel MOSFET switch and a 0.24Ω P-channel MOSFET synchronous rectifier. The output voltage, switching frequency, soft-start time, Burst Mode threshold and loop compensation are all simply programmed using tiny external passive components. ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ 700mA Continuous/1A Pulsed Output Current for Li-Ion to 5V Applications Synchronous Rectification: Up to 96% Efficiency True Output Disconnect Inrush Current Limiting Adjustable Automatic Burst Mode® Operation Low Noise, Fixed Frequency Operation from 100kHz to 3MHz 0.5V to 4.5V Input Range 2.25V to 5.25V Adjustable Output Voltage Guaranteed 1V Start-Up Programmable Soft-Start Synchronizable Oscillator Low Quiescent Current: 25µA < 1µA Shutdown Current Anti-Ringing Control Small (3mm × 3mm × 0.75mm) Thermally Enhanced 10-Pin DFN Package Quiescent current is only 25µA during Burst Mode operation, maximizing battery life in portable applications. The oscillator frequency can be programmed up to 3MHz and can be synchronized to an external clock applied to the SYNC pin. Other features include 1µA shutdown, short-circuit protection, anti-ringing control, thermal shutdown and current limit. The LTC3422 is available in a (3mm × 3mm × 0.75mm) 10-pin DFN package. U APPLICATIO S ■ ■ ■ Wireless Handsets Handheld Computers GPS Receivers MP3 Players U ■ , LT, LTC and LTM are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. TYPICAL APPLICATIO 2.4V to 3.3V Efficiency and Power Loss 10000 100 4.7µH 90 + BURST EFFICIENCY 1000 80 VIN SW SYNC VOUT 22µF LTC3422 SHDN OFF ON FB BURST VC SS 1nF 15k 22pF 931k RT 0.1µF 549k GND 28k VOUT 3.3V 600mA 70 PWM EFFICIENCY 60 40 301k 30 3422 TA01a BURST POWER LOSSES 10 0 0.1 10 PWM POWER LOSSES 20 2.2nF 100 50 1 POWER LOSS (mW) 4.7µF 2 CELLS EFFICIENCY (%) VIN 1.8V TO 3.2V 1 fOSC = 1MHz 10 100 LOAD CURRENT (mA) 0 1000 3422 TA01b 3422fa 1 LTC3422 U W W W ABSOLUTE AXI U RATI GS U W U PACKAGE/ORDER I FOR ATIO (Note 1) VIN, VOUT, SYNC Voltages ........................... – 0.3V to 6V FB, SS, BURST, SHDN Voltages ................ – 0.3V to 6V SW Voltage DC .......................................................... – 0.3V to 6V Pulsed < 100ns ...................................... – 0.3V to 7V Operating Temperature Range (Notes 2, 5) ............................................. –40°C to 85°C Storage Temperature Range ................. – 65°C to 125°C TOP VIEW 10 VOUT SW 1 VIN 2 BURST 3 SS 4 7 VC SHDN 5 6 FB 9 SYNC 11 8 RT DD PACKAGE 10-LEAD (3mm × 3mm) PLASTIC DFN TJMAX = 125°C, θJA = 43°C/W EXPOSED PAD (PIN 11) IS GND, MUST BE SOLDERED TO PCB DD PART MARKING LBRN ORDER PART NUMBER LTC3422EDD Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/ Consult LTC Marketing for parts specified with wider operating temperature ranges. ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VIN = 1.2V, VOUT = 3.3V, RT = 28k, unless otherwise noted. (Note 2) PARAMETER CONDITIONS Minimum VIN Start-Up Voltage ILOAD < 1mA Minimum VIN Operating Voltage (Note 3) MIN MAX 0.88 1 V 0.5 V 5.25 5.25 V V ● Output Voltage Adjust Range Feedback Voltage TYP ● 2.25 2.40 ● 1.192 UNITS 1.216 1.240 V Feedback Input Current VFB = 1.216V 1 50 nA Quiescent Current—Burst Mode Operation VC = 0V (Note 4) 25 42 µA Quiescent Current—Shutdown SHDN = 0V, VOUT = 0V 0.1 1 µA Quiescent Current—Active VC = 0V (Note 4) 0.75 1.1 mA 0.1 5 µA 10 µA NMOS Switch Leakage PMOS Switch Leakage VOUT = 2V 0.1 NMOS Switch On Resistance VOUT = 3.3V 0.20 Ω PMOS Switch On Resistance VOUT = 3.3V 0.24 Ω NMOS Current Limit—Steady State NMOS Current Limit—Pulsed NMOS Current Limit—Short Circuit Duty Cycle Not to Exceed 5% VOUT = 500mV, VIN = 2.5V 2.5 0.75 A A A ● 1.5 2 NMOS Burst Current Limit Maximum Duty Cycle ● Minimum Duty Cycle ● Frequency ● 0.85 SYNC Input High ● 2.2 SYNC Input Low ● SYNC Input Current 84 1.5 600 mA 91 % 0 1 1.15 % MHz V 0.01 0.8 V 1 µA 3422fa 2 LTC3422 ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VIN = 1.2V, VOUT = 3.3V, RT = 28k, unless otherwise noted. (Note 2) PARAMETER CONDITIONS MIN SHDN Input High VOUT = 0V (Turn-On Threshold, Initial Start-Up) VOUT > 2.4V (Stay-On Threshold) 1 0.65 SHDN Input Low Turn-Off Threshold SHDN Input Current VSHDN = 3.3V ● TYP 0.25 V 1 µA µS 50 Soft-Start Current Source VSS = 1V BURST Threshold Voltage Falling Edge, Sensed at the BURST Pin Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliabilty and lifetime. Note 2: The LTC3422E is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls. UNITS V V 0.01 Error Amp Transconductance MAX –5 –2.4 –1.2 µA 0.79 0.88 0.97 V Note 3: Once VOUT is greater than 2.4V, the LTC3422 is not dependent on the VIN supply. Note 4: Current is measured into the VOUT pin since the supply current is bootstrapped to the output. The current will reflect to the input supply by (VOUT/VIN) • Efficiency. The outputs are not switching. Note 5: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability. 3422fa 3 LTC3422 U W TYPICAL PERFOR A CE CHARACTERISTICS (TA = 25°C, unless otherwise specified) 2-Cell to 3.3V Efficiency Li-Ion to 5V Efficiency 100 100 90 90 90 80 80 70 70 BURST EFFICIENCY VIN = 1.6V VIN = 1.25V VIN = 0.9V 50 40 30 PWM EFFICIENCY VIN = 1.6V VIN = 1.25V VIN = 0.9V 80 BURST EFFICIENCY VIN = 3V VIN = 2.4V VIN = 1.8V 60 50 40 PWM EFFICIENCY VIN = 3V VIN = 2.4V VIN = 1.8V 30 20 20 10 10 fOSC = 1MHz 0 1 0.1 10 100 LOAD CURRENT (mA) 50 40 PWM EFFICIENCY VIN = 4.2V VIN = 3.6V VIN = 3.1V 20 10 fOSC = 1MHz 0 0.1 1 10 100 LOAD CURRENT (mA) 1000 BURST EFFICIENCY VIN = 4.2V VIN = 3.6V VIN = 3.1V 60 30 0 0.1 1000 1 fOSC = 1MHz 10 100 LOAD CURRENT (mA) 3422 G02 3422 G01 Burst Mode Operation 1000 3422 G03 Load Transient Response Inrush Current Control VOUT 100mV/DIV AC COUPLED VOUT 50mV/DIV AC COUPLED VOUT 1V/DIV 300mA SW 2V/DIV INDUCTOR CURRENT 100mA/DIV IOUT 100mA/DIV INDUCTOR CURRENT 0.5A/DIV 50mA VIN = 2.4V ILOAD = 20mA 3422 G04 2µs/DIV VIN = 2.4V VOUT = 3.3V COUT = 22µF Efficiency vs Frequency 3422 G05 200µs/DIV VIN = 0V TO 2.4V 500µs/DIV VOUT = 3.3V COUT = 22µF 100mA LOAD CURRENT 3422 G06 Start-Up Voltage vs Output Current Efficiency vs VIN 100 100 1.25 fOSC = 300kHz 90 1.20 90 80 70 fOSC = 1MHz 60 50 40 30 START VOLTAGE (V) fOSC = 3MHz EFFICIENCY (%) EFFICIENCY (%) 70 EFFICIENCY (%) 60 EFFICIENCY (%) EFFICIENCY (%) Single Cell to 3.3V Efficiency 100 80 70 60 1.15 1.10 1.05 1.00 0.95 20 VIN = 2.4V VOUT = 3.3V 10 0 1 10 100 OUTPUT CURRENT (mA) 1000 3422 G07 fOSC = 1MHz VOUT = 3.3V PWM AT 200mA LOAD 50 0.90 40 1 1.5 2 2.5 3 3.5 4 INPUT VOLTAGE (V) 4.5 5 3422 G08 0.85 0 100 50 150 OUTPUT CURRENT (mA) 200 3422 G09 3422fa 4 LTC3422 U W TYPICAL PERFOR A CE CHARACTERISTICS (TA = 25°C, unless otherwise specified) Burst Mode Output Current Threshold vs RBURST (5V Output) Burst Mode Output Current Threshold vs RBURST (3.3V Output) 100 80 60 ENTERS BURST (MIN) 40 120 OUTPUT CURRENT (mA) OUTPUT CURRENT (mA) 120 EXITS BURST (AVE) 1.216 100 80 ENTERS BURST (MIN) 60 EXITS BURST (AVE) 40 50 0 150 250 350 450 550 650 750 850 RBURST (kΩ) 50 1.00 0.99 0 15 30 45 60 TEMPERATURE (°C) 75 30 2.55 28 2.50 26 24 0 15 30 45 60 TEMPERATURE (°C) 2.45 75 2.35 –45 –30 –15 90 170 160 260 CHIP ENTERS Burst Mode OPERATION NMOS RDS(ON) 200 180 160 –45 –30 –15 140 130 120 110 VOUT = 5V 100 90 80 VOUT = 3.3V 70 60 75 90 3422 G16 1600 VOUT = 3.3V VOUT = 5V 1400 5V DIODE RECTIFICATION 1200 3.3V DIODE RECTIFICATION 1000 800 600 50 0 15 30 45 60 TEMPERATURE (°C) fOSC = 1MHz 1800 OUTPUT CURRENT (mA) INPUT CURRENT (µA) 220 90 Maximum Output Current vs VIN 2000 150 240 75 3422 G15 No-Load Input Current vs VIN RDS(ON) vs Temperature PMOS RDS(ON) 0 15 30 45 60 TEMPERATURE (°C) 3422 G14 3422 G13 280 90 2.40 22 –45 –30 –15 90 75 Current Limit vs Temperature CURRENT (A) QUIESCENT CURRENT (µA) 1.01 0 15 30 45 60 TEMPERATURE (°C) 3422 G12 Burst Mode Quiescent Current vs Temperature 1.02 0.98 –45 –30 –15 1.213 –45 –30 –15 3422 G11 Frequency vs Temperature (Normalized About 1MHz) FREQUENCY (MHz) 1.214 125 200 275 350 425 500 575 650 RBURST (kΩ) 3422 G10 RESISTANCE (mΩ) 1.215 20 20 0 1.217 VIN = 1.8V TO 4.2V VOUT = 5V fOSC = 1MHz 140 VOLTAGE (V) VIN = 1.25V TO 2.9V VOUT = 3.3V fOSC = 1MHz 140 FB Voltage vs Temperature 0.8 1.2 1.6 2 2.4 2.8 3.2 3.6 INPUT VOLTAGE (V) 4 4.4 4.8 3422 G17 400 1.80 2.40 3.00 3.60 4.20 4.80 INPUT VOLTAGE (V) 5.40 3422 G18 3422fa 5 LTC3422 U U U PI FU CTIO S SW (Pin 1): Switch Pin for the Inductor Connection. Minimize trace length between SW and inductor. For discontinuous inductor current, a controlled impedance is internally connected from SW to VIN to eliminate high frequency ringing, reducing EMI radiation. VIN (Pin 2): Input Supply Voltage. Connect VIN to the input supply and decouple with a 4.7µF or larger ceramic capacitor as close to VIN as possible. BURST (Pin 3): Burst Mode Threshold Adjust. Automatic Burst Mode Operation: A resistor/capacitor combination from BURST to ground programs the average load current at which automatic Burst Mode operation is exited, according to the formula: RB = 12 IEXITBURST where RB is in kΩ and IEXITBURST is in amps C •V CB ≥ OUT OUT 64, 000 where CB(MIN) and COUT are in µF. Please refer to the Burst Mode Output Current Threshold vs RBURST Typical Performance Chacteristic curves. Note that during Burst Mode operation the peak inductor current will be approximately 600mA and return to zero on each cycle. In Burst Mode operation the frequency is variable, providing a significant efficiency improvement at light loads. The LTC3422 only allows Burst Mode operation to be entered once VOUT exceeds approximately 2.2V. Manually Implementing Burst Mode Operation: Ground BURST to force Burst Mode operation or connect it to VOUT to force fixed frequency PWM mode. Note that BURST must not be pulled higher than VOUT. The nominal soft-start charging current is 2.4µA. The active range of SS is from 0.8V to 1.6V. SHDN (Pin 5): Shutdown Input. Less than 250mV on SHDN shuts down the LTC3422. Placing 1V or more on SHDN enables the LTC3422. Once VOUT exceeds 2.2V, hysteresis is applied to this pin (500nA exits the pin) allowing it to operate at a logic high while the battery can drop to 500mV. FB (Pin 6): Feedback Input to Error Amplifier. Connect the VOUT to ground resistor divider tap here. The output voltage can be adjusted from 2.25V to 5.25V according to the formula: VOUT = 1.216 • R1 + R2 R2 VC (Pin 7): Error Amp Output. A frequency compensation network is connected from VC to ground to compensate the loop. See the section “Closing the Feedback Loop” for guidelines. RT (Pin 8): Frequency Adjust Input. Connect a resistor to ground to program the oscillator frequency according to the formula: fOSC = 28 RT where fOSC is in MHz and RT is in kΩ. SYNC (Pin 9): Oscillator Synchronization Input. A clock pulse width of 100ns to 2µs is required to synchronize the internal oscillator. If not used, SYNC should be grounded. VOUT (Pin 10): Output of the synchronous rectifier and bootstrapped power source for the LTC3422. A ceramic capacitor of at least 10µF is required and should be located as close to VOUT and the power ground plane as possible. Exposed Pad (Pin 11): Signal and Power Ground for the LTC3422. This pin MUST be soldered to the PCB ground plane for electrical contact and rated thermal performance. SS (Pin 4): Soft-Start. Connect a capacitor from SS to ground to set the soft-start time according to the formula: t(ms) = CSS(µF) • 320 3422fa 6 LTC3422 W BLOCK DIAGRA L1 4.7µH + CIN 10µF 5 OPTIONAL 2 1 VIN SHDN SW BULK CONTROL SIGNALS VIN CURRENT SENSE ANTIRING SHUTDOWN AND VBIAS SHDN VOUT PWM LOGIC AND DRIVERS – IZERO COMP CURRENT SENSE BURST COMP 1.216V – BURST SLEEP VOUT 2.25V TO 5.25 10 + VIN 1V TO 4.5V REFERENCE 0.88V + AWAKEN COMP gm ERROR AMPLIFIER –2% R1 – PWM COMP – + – THERMAL SHUTDOWN – BURST MODE CONTROL 0.88V FB COUT 22µF 6 + R2 + Σ + + IMAX COMP + – SLOPE COMPENSATION 1.216V VC 7 1.5A CC1 1nF START-UP CURRENT RAMP RZ 15k START-UP SOFT-START AND THERMAL REG CC2 22pF OSCILLATOR EXPOSED PAD 11 BURST SYNC RT 8 9 RT 28k 3 RB 301k SS 4 CB 2.2nF 3422 BD CSS 0.1µF U OPERATIO LOW VOLTAGE START-UP The LTC3422 includes an independent start-up oscillator designed to start up at input voltages of 0.88V typical. During start-up, the peak current limit is gradually increased in conjunction with the soft-start ramp. Switching frequency is also internally controlled during start-up. The device can start up under some load (see graph of Start-Up Voltage versus Output Current). Soft-start and 3422fa 7 LTC3422 U OPERATIO inrush current limiting are provided during start-up as well as normal switching mode. The same soft-start capacitor is used for each operating mode. When either VIN or VOUT exceeds 2.25V, the LTC3422 enters normal operating mode. Once the output voltage exceeds the input by 0.3V typical, the LTC3422 powers itself from VOUT instead of VIN. At this point the internal circuitry has no dependency on the VIN input voltage, eliminating the requirement for a large input capacitor. The input voltage can drop as low as 0.5V without affecting circuit operation. The limiting factor for the application becomes the availability of the power source to supply sufficient energy to the output at the low voltages and the maximum duty cycle, which is clamped at 91% typical. LOW NOISE FIXED FREQUENCY OPERATION oscillator, the free running frequency must be set at least 20% lower than the desired synchronized frequency. fOSC = 28 RT where fOSC is in MHz and RT is in kΩ. Current Sensing Lossless current sensing converts the peak current signal to a voltage to sum in with the internal slope compensation. This summed signal is compared to the error amplifier output to provide a peak current control command for the PWM. The LTC3422 incorporates slope compensation which is adaptive to the input and output voltages. Therefore, the converter provides the proper amount of slope compensation to ensure stability, but not an excess which would cause a loss of phase margin in the converter. Shutdown The part is shutdown by pulling SHDN below 0.25V, and activated by pulling the pin initially above 1V. Once VOUT exceeds 2.2V typical, hysteresis is applied to this pin allowing it to maintain a logic high state down to 0.65V. Note that SHDN can be driven above VIN or VOUT as long as it is limited to less than the absolute maximum rating. Soft-Start The soft-start time is programmed with an external capacitor from SS to ground. An internal current source charges it with a nominal 2.4µA. The ramping voltage on SS dictates the gradually increasing peak current limit until the voltage on the capacitor exceeds 1.6V, after which the internally set peak current limit is maintained. In the event of a commanded shutdown or a thermal shutdown, the capacitor on SS is discharged to ground automatically. Note that Burst Mode operation is inhibited during the soft-start time. t (ms) = CSS (µF) • 320 Error Amplifier The error amplifier is a transconductance amplifier, with its positive input internally connected to the 1.216V reference and its negative input connected to FB. A simple compensation network is placed from VC to ground. Internal clamps limit the minimum and maximum error amplifier output voltage for improved large-signal transient response. Current Limit The current limit circuitry shuts off the internal N-channel MOSFET switch when the current limit threshold is reached. In Burst Mode operation, the current limit is reduced to approximately 600mA. Zero Current Amplifier The zero current amplifier monitors the inductor current to the output and shuts off the synchronous rectifier once the current falls below 50mA typical, preventing negative inductor current. Oscillator The frequency of operation is set through a resistor from RT to ground. A precision timing capacitor resides inside the LTC3422. The oscillator can be synchronized with an external clock applied to SYNC. When synchronizing the 8 Anti-Ringing Control The anti-ringing control connects a resistor across the inductor to dampen the ringing on SW during discontinuous conduction mode. The LCSW ringing (L = inductor, 3422fa LTC3422 U OPERATIO CSW = SW Capacitance) is low energy, but can cause EMI radiation. Burst Mode OPERATION Burst Mode operation can be automatic or user controlled. In automatic operation, the LTC3422 will automatically enter Burst Mode operation at light load and return to fixed frequency PWM mode for heavier loads. The user can program the average load current at which the mode transition occurs using a single resistor connected from BURST to GND. The oscillator is shut down during Burst Mode operation, since the on time is determined by the time it takes the inductor current to reach a fixed 600mA peak current and the off time is determined by the time it takes for the inductor current to return to zero. In Burst Mode operation, the LTC3422 delivers energy to the output until it is regulated and then enters a sleep state, where the switches are kept off while the LTC3422 consumes only 25µA of quiescent current. In this mode the output ripple has a variable frequency component with load current and will be typically 2% peak-peak. This maximizes efficiency at very light loads by minimizing switching and quiescent losses. Burst Mode operation ripple can be reduced slightly by increasing the output capacitance (47µF or greater). This additional capacitance does not need to be a low ESR type if low ESR ceramics are also used. Another method of reducing Burst Mode operation ripple is to place a small feed-forward capacitor (10pF to 100pF) across the upper resistor in the VOUT feedback divider network. In Burst Mode operation, the compensation network is not used and VC is disconnected from the error amplifier. During long periods of Burst Mode operation, leakage currents in the external components or on the PC board could cause the compensation capacitor to charge (or discharge), which could result in a large output transient when returning to fixed frequency mode of operation, even at the same load current. To prevent this, the LTC3422 incorporates an active clamp circuit that holds the voltage on VC at an optimal voltage during Burst Mode operation. This minimizes any output transient when returning to fixed frequency mode operation. Automatic Burst Mode Operation Control For automatic operation, an RC network should be connected from BURST to ground. The value of the resistor will control the average load current (IBURST) at which Burst Mode operation will be entered and exited (there is hysteresis to prevent oscillation between modes). The equation given for the capacitor on BURST is the minimum value to prevent ripple on BURST from causing the part to oscillate in and out of Burst Mode operation at the current where the mode transition occurs. The equation given for the resistor on BURST is the typical average load current at which automatic Burst Mode operation is exited. RB = 12 IEXITBURST where RB is in kΩ and IEXITBURST is in amps. CB ≥ COUT • VOUT 64, 000 where CB(MIN) and COUT are in µF. Please refer to the Burst Mode Output Current Threshold vs RBURST Typical Performance Chacteristic curves. In the event that a load transient causes FB to drop by more than 4% from the regulation value while in Burst Mode operation, the LTC3422 will immediately switch to fixed frequency operation and an internal pull-up will be momentarily applied to BURST, rapidly charging the BURST capacitor. This prevents the LTC3422 from immediately re-entering Burst Mode operation once the output achieves regulation. Manual Burst Mode Operation For optimum transient response with large dynamic loads, the operating mode should be controlled manually by the host. By commanding fixed frequency PWM operation prior to a sudden increase in load, output voltage droop can be minimized. For manual control of Burst Mode operation, the RC network connected to BURST can be eliminated. To force fixed frequency PWM mode, BURST should be connected to VOUT. To force Burst Mode operation, BURST should be grounded. When commanding Burst Mode operation manually, the circuit connected to 3422fa 9 LTC3422 U OPERATIO Simplified Diagram of Automatic Burst Mode Control Circuit VCC VREF – 4% + UVLO COMP IOUT 10,000 2mA – – BURST COMP + FB 880mV TO 1.16V 6 SSDONE 0 = PWM MODE 1 = Burst Mode OPERATION ERROR AMP/ SLEEP COMP BURST – SLEEP VREF ±1% + COMP CLAMP 500mV TO 1V VC BURST 7 3 CC1 RB RZ CB 3422 AI01 BURST must be able to sink up to 4mA. Burst Mode operation is inhibited during soft-start. If VIN is greater than VOUT – 300mV, the part will exit Burst Mode operation and the synchronous rectifier will be disabled. Note that if the load current applied during forced Burst Mode operation (BURST is grounded) exceeds the current that can be supplied, the output voltage will start to droop and the LTC3422 will automatically come out of Burst Mode operation and enter fixed frequency mode, raising VOUT. Once regulation is achieved, the LTC3422 will then enter Burst Mode operation once again (since the user is still commanding this by grounding BURST ) and the cycle will repeat, resulting in about 4% output ripple. The maximum average current that can be supplied in Burst Mode operation is given by: IOUT(MAX) = 275 • VIN in mA VOUT Output Disconnect and Inrush Current Limiting The LTC3422 is designed to allow true output disconnect by eliminating body diode conduction of the internal P-channel MOSFET rectifier. This allows VOUT to go to zero volts during shutdown without drawing any current from 3422fa 10 LTC3422 U OPERATIO the input source. It also allows for inrush current limiting at turn-on, minimizing surge currents seen by the input supply. Note that to obtain the advantages of output disconnect, there must not be any external Schottky diodes connected between the SW pin and VOUT. It should also be noted that the LTC3422 provides inrush current limiting without reducing the maximum load current capability during start-up. The internally set peak current command of the LTC3422 is allowed to gradually increase during the soft-start period until it reaches the nominal maximum level. U W U U APPLICATIO S I FOR ATIO Note: Board layout is extremely critical to minimize voltage overshoot on SW due to stray inductance. Keep the output filter capacitors as close as possible to VOUT and use very low ESR/ESL ceramic capacitors tied to a good ground plane. VOUT 1 SW LTC3422 + VIN 2 VIN 9 3 BURST RT 8 4 SS VC 7 5 SHDN FB 6 f = Operating Frequency in MHz Ripple = Allowable Inductor Current Ripple (Amps Peak-Peak) VIN(MIN) = Minimum Input Voltage VOUT(MAX) = Maximum Output Voltage The inductor current ripple is typically set 20% to 40% of the maximum inductor current. VOUT 10 SYNC where: 3422 F01 MULTIPLE VIAS TO GROUND PLANE Figure 1. Recommended Component Placement. Traces Carrying High Current are Direct (GND, SW, VIN, VOUT). Trace Area at FB and VC are Kept Low. Lead Length to Battery Should be Kept Short. VIN and VOUT Ceramic Capacitors Should be as Close to the LTC3422 Pins as Possible For high efficiency, choose an inductor with high frequency core material, such as ferrite, to reduce core losses. The inductor should have low ESR (equivalent series resistance) to reduce the I2R losses and must be able to handle the peak inductor current without saturating. Molded chokes or chip inductors usually do not have enough core to support peak inductor currents in the 2A to 3A region. To minimize radiated noise, use a toroidal or shielded inductor. See Table 1 for suggested inductor suppliers and Table 2 for a list of capacitor suppliers. Table 1. Inductor Vendor Information COMPONENT SELECTION SUPPLIER PHONE Inductor Selection The high frequency operation of the LTC3422 allows the use of small surface mount inductors. The minimum inductance value is proportional to the operating frequency and is limited by the following constraints: L> ( VIN(MIN) • VOUT(MAX) – VIN(MIN) 3 and L > ƒ ƒ • Ripple • VOUT(MAX) ) FAX Coilcraft (847) 639-6400 (847) 639-1469 CoEv (800) 277-7040 (650) 361-2508 Magnetics Murata USA: USA: (814) 237-1431 (814) 238-0490 (800) 831-9172 WEB SITE www.coilcraft.com www.circuitprotection. com/magnetics.asp www.murata.com Sumida USA: (847) 956-0666 Japan: 81-3-3607-5111 USA: www.sumida.com (847) 956-0702 Japan: 81-3-3607-5144 TDK TOKO (847) 803-6100 (847) 803-6296 www.component.tdk.com (847) 297-0070 (847) 669-7864 www.toko.com Wurth (201) 785-8800 (201) 785-8810 www.we-online.com 3422fa 11 LTC3422 U W U U APPLICATIO S I FOR ATIO Output Capacitor Selection The output voltage ripple has two components to it. The bulk value of the capacitor is set to reduce the ripple due to charge into the capacitor each cycle. The maximum ripple due to charge is given by: VR(BULK) = IP • VIN COUT • VOUT • ƒ Another consideration is the physical size of the converter. As the operating frequency goes up, the inductor and filter capacitors go down in value and size. The trade off is in efficiency since the switching losses due to gate charge are proportionally increasing with frequency. For example, as shown in Figure 2, for a 2.4V to 3.3V converter, the efficiency at 160mA is 9% less at 3MHz versus 300kHz. 100 VRCESR = IP • CESR fOSC = 3MHz 70 60 50 40 30 where CESR = capacitor equivalent series resistance. Low ESR capacitors should be used to minimize output voltage ripple. For most applications, Murata or Taiyo Yuden X5R ceramic capacitors are recommended. The input filter capacitor reduces peak currents drawn from the input source and reduces input switching noise. Since the LTC3422 can operate at voltages below 0.5V once the output is regulated, the demand on the input capacitor is much less. In most applications 1µF per Amp of peak input current is recommended. Taiyo Yuden offers very low ESR ceramic capacitors, for example the 1µF in a 0603 case (JMK107BJ105MA). Table 2. Capacitor Vendor Information FAX (803) 448-1943 (619) 661-1055 (847) 803-6296 USA: (814) 238-0490 20 VIN = 2.4V VOUT = 3.3V 10 0 1 10 100 OUTPUT CURRENT (mA) 1000 3422 F02 Figure 2. 2.4V to 3.3V Efficiency vs Frequency of Operation Input Capacitor Selection PHONE (803) 448-9411 (619) 661-6322 (847) 803-6100 USA: (814) 237-1431 (800) 831-9172 Taiyo Yuden (408) 573-4150 EFFICIENCY (%) 80 The ESR (equivalent series resistance) is usually the most dominant factor for ripple in most power converters. The ripple due to capacitor ESR is simply given by: SUPPLIER AVX Sanyo TDK Murata fOSC = 300kHz 90 where IP = peak inductor current WEB SITE www.avxcorp.com www.sanyovideo.com www.component.tdk.com www.murata.com The final consideration is whether the application can allow “pulse skipping.” In this mode, the minimum on time of the converter cannot support the duty cycle, so the converter ripple will go up and there will be a low frequency component of the output ripple. In many applications where physical size is the main criterion, running the converter in this mode is acceptable. In applications where it is preferred not to enter this mode, the maximum operating frequency is given by: ƒMAX _ NOSKIP = VOUT – VIN Hz VOUT • tON(MIN) where tON(MIN) = minimum on time = 120ns. Thermal Considerations (408) 573-4159 www.t-yuden.com Operating Frequency Selection There are several considerations in selecting the operating frequency of the converter, such as, what are the sensitive frequency bands that cannot tolerate any spectral noise. To deliver the power that the LTC3422 is capable of it is imperative that a good thermal path be provided to dissipate the heat generated within the package. This can be accomplished by taking advantage of the large thermal pad on the underside of the LTC3422. It is recommended that multiple vias in the printed circuit board be used to 3422fa 12 LTC3422 U W U U APPLICATIO S I FOR ATIO conduct heat away from the LTC3422 and into the copper plane with as much area as possible. In the event that the junction temperature gets too high, the peak current limit will automatically be decreased. If the junction temperature continues to rise, the LTC3422 will go into thermal shutdown and all switching will stop until the internal temperature drops. VIN > VOUT Operation The LTC3422 will maintain voltage regulation when the input voltage is above the output voltage. This is achieved by terminating the switching of the synchronous P-channel MOSFET and applying VIN statically on the gate. This will ensure the volt • seconds of the inductor will reverse during the time current is flowing to the output. Since this mode will dissipate more power in the LTC3422, the maximum output current is limited in order to maintain an acceptable junction temperature and is given by: 125 – TA IOUT(MAX) = 43 • (( VIN + 1.5) – VOUT ) where TA = ambient temperature. For example at VIN = 4.5V, VOUT = 3.3V and TA = 85°C, the maximum output current is 345mA. Short Circuit The LTC3422 output disconnect feature allows output short circuit while maintaining a maximum internally set current limit. However, the LTC3422 also incorporates internal features such as current limit foldback and thermal shutdown for protection from an excessive overload or short circuit. During a prolonged short circuit the current limit folds back to 0.75A typical should VOUT drop below approximately 666mV. This 0.75A current limit remains in effect until VOUT exceeds approximately 800mV, at which time the steady-state current limit is restored. Closing the Feedback Loop The LTC3422 utilizes current mode control with internal adaptive slope compensation. Current mode control eliminates the 2nd order filter due to the inductor and output capacitor exhibited in voltage mode controllers, thus simplifying it to a single pole filter response. The product of ‘the modulator control to output DC gain’ and ‘the error amp open-loop gain’ gives the DC gain of the system: GDC = GCONTROL _ OUTPUT • GEA • GCONTROL _ OUTPUT = VREF VOUT 2 • VIN ; GEA ≈ 2000 IOUT The output filter pole is given by: ƒFILTER _ POLE = IOUT π • VOUT • COUT where COUT is the output filter capacitor. The output filter zero is given by: ƒFILTER _ ZERO = 1 2 • π • RESR • COUT where RESR is the capacitor equivalent series resistance. A troublesome feature of the boost regulator topology is the right-half plane zero (RHP), given by: VIN2 ƒRHPZ = 2 • π • IOUT • L • VOUT At heavy loads this gain increase with phase lag can occur at a relatively low frequency. The loop gain is typically rolled off before the RHP zero frequency. The typical error amplifier compensation is shown in Figure 3. The equations for the loop dynamics are as follows: 1 which is extremely close to DC 2 • π • 20e6 • CC1 1 ƒ ZERO1 ≈ 2 • π • RZ • CC1 1 ƒPOLE2 ≈ 2 • π • RZ • CC2 ƒPOLE1 ≈ 3422fa 13 LTC3422 U W U U APPLICATIO S I FOR ATIO VOUT + 10 1.216V gm ERROR AMPLIFIER R1 FB – 6 VC 7 R2 CC1 RZ CC2 3422 F03 Figure 3. Typical Error Amplifier Compensation U TYPICAL APPLICATIO S 2-Cell to 3.3V at 600mA Application 2-Cell to 3.3V Efficiency and Power Loss at 1MHz 90 VOUT COUT* 22µF LTC3422 SHDN OFF ON CC2 22pF RT CSS 0.1µF GND RT 28k CB 2.2nF *LOCATE COMPONENTS CLOSE TO PINS CIN: TAIYO YUDEN X5R JMK212BJ475MD COUT: TAIYO YUDEN X5R JMK325BJ226MM L1: TDK RLF7030T-4R7M3R4 RB 301k BURST EFFICIENCY PWM EFFICIENCY PWM POWER LOSSES BURST POWER LOSSES RZ 15k CC2 22pF COUT* 10µF R1 931k FB R2 549k BURST RT CSS 0.1µF GND RT 28k *LOCATE COMPONENTS CLOSE TO PINS CIN, COUT: TAIYO YUDEN X5R JMK212BJ106MM L1: TDK RLF7030T-4R7M3R4 CB 2.2nF RB 374k 3422 TA03a VOUT 3.3V 240mA 10000 VIN = 1.6V VIN = 1.25V VIN = 0.9V 1000 70 EFFICIENCY (%) SHDN SS 3422 TA02b 60 100 50 40 10 VIN = 0.9V VIN = 1.25V VIN = 1.6V 30 20 POWER LOSS (mW) VOUT VC 0 1000 1-Cell to 3.3V Efficiency and Power Loss at 1MHz 90 LTC3422 CC1 1nF 10 100 LOAD CURRENT (mA) 1 100 SYNC OFF ON 1 3422 TA02a SW VIN VIN = 1.8V VIN = 2.4V VIN = 3V 0 0.1 80 CIN* 10µF 100 VIN = 1.8V 10 VIN = 2.4V VIN = 3V 40 10 L1 4.7µH + 50 VIN = 3V VIN = 2.4V VIN = 1.8V 20 1-Cell to 3.3V at 240mA Application 1 CELL 60 30 R2 549k BURST SS RZ 15k R1 931k VOUT 3.3V 600mA FB VC CC1 1nF VIN = 3V VIN = 2.4V VIN = 1.8V 70 SW VIN POWER LOSS (mW) CIN* 4.7µF SYNC VIN 0.9V TO 1.6V 1000 80 + 2 CELLS EFFICIENCY (%) VIN 1.8V TO 3.2V 10000 100 L1 4.7µH 1 10 0 0.1 1 10 100 LOAD CURRENT (mA) BURST EFFICIENCY PWM EFFICIENCY PWM POWER LOSSES BURST POWER LOSSES 0 1000 3422 TA03b 3422fa 14 LTC3422 U TYPICAL APPLICATIO S Li-Ion to 5V Efficiency and Power Loss at 1MHz Li-Ion to 5V at 700mA Application 100 L1 3µH + 80 CIN* 10µF 70 SW VIN SYNC VOUT COUT* 22µF LTC3422 OFF ON SHDN FB SS RZ 15k RT CC2 22pF GND RT 28k CSS 0.1µF CB 2.2nF 60 40 0 0.1 90 VOUT COUT* 22µF SHDN FB R2 365k BURST VC SS RZ 15k R1 1.13M RT CSS 0.1µF GND RT 28k 1000 60 VIN = 3.2V VIN = 2.4V VIN = 1.8V 100 50 VIN = 1.8V VIN = 2.4V VIN = 3.2V 40 30 10 1 20 CB 2.2nF RB 931k 3422 TA06a *LOCATE COMPONENTS CLOSE TO PINS CIN: TAIYO YUDEN JMK212BJ106MM COUT: TAIYO YUDEN JMK325BJ226MM VOUT 5V 375mA 70 L1: SUMIDA CDRH6D28-3R0 POWER LOSSES (mW) SW VIN LTC3422 CC2 22pF 10000 100 SYNC CC1 1nF 3422 TA05b 80 CIN* 10µF OFF ON 0 1000 10 100 LOAD CURRENT (mA) 2-Cell to 5V Efficiency and Power Loss at 1MHz EFFICIENCY (%) + 1 BURST EFFICIENCY PWM EFFICIENCY BURST POWER LOSSES PWM POWER LOSSES L1: SUMIDA CDRH6D28-3R0 L1 3µH 2 CELLS 1 10 RB 90.9k 2-Cell to 5V at 375mA Application VIN 1.8V TO 3.2V 10 VIN = 3.1V VIN = 3.6V VIN = 4.2V 20 3422 TA05a *LOCATE COMPONENTS CLOSE TO PINS CIN: TAIYO YUDEN X5R JMK212BJ106MM COUT: TAIYO YUDEN X5R JMK325BJ226MM 100 50 30 R2 365k BURST VC CC1 1nF R1 1.13M VOUT 5V 700mA 1000 VIN = 4.2V VIN = 3.6V VIN = 3.1V POWER LOSSES (mW) Li-Ion EFFICIENCY (%) VIN 3.1V TO 4.2V 10000 90 10 0 0.1 1 10 100 LOAD CURRENT (mA) BURST EFFICIENCY PWM EFFICIENCY BURST POWER LOSSES PWM POWER LOSSES 0 1000 3422 TA06b 3422fa Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 15 LTC3422 U PACKAGE DESCRIPTIO DD Package 10-Lead Plastic DFN (3mm × 3mm) (Reference LTC DWG # 05-08-1699) R = 0.115 TYP 6 0.38 ± 0.10 10 0.675 ±0.05 3.50 ±0.05 1.65 ±0.05 2.15 ±0.05 (2 SIDES) 3.00 ±0.10 (4 SIDES) PACKAGE OUTLINE 1.65 ± 0.10 (2 SIDES) PIN 1 TOP MARK (SEE NOTE 6) (DD10) DFN 1103 5 0.25 ± 0.05 1 0.75 ±0.05 0.200 REF 0.50 BSC 2.38 ±0.05 (2 SIDES) 0.00 – 0.05 0.25 ± 0.05 0.50 BSC 2.38 ±0.10 (2 SIDES) BOTTOM VIEW—EXPOSED PAD RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS NOTE: 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT 2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE RELATED PARTS PART NUMBER DESCRIPTION COMMENTS LTC3400/LTC3400B 600mA (ISW), 1.2MHz, Synchronous Step-Up DC/DC Converters 92% Efficiency, VIN: 0.85V to 5V, VOUT(MAX) = 5V, IQ = 19µA/300µA, ISD < 1µA, ThinSOTTM LTC3401 1A (ISW), 3MHz, Synchronous Step-Up DC/DC Converter 97% Efficiency, VIN: 0.5V to 5V, VOUT(MAX) = 5.5V, IQ = 38µA, ISD < 1µA, MS10 LTC3402 2A (ISW), 3MHz, Synchronous Step-Up DC/DC Converter 97% Efficiency, VIN: 0.5V to 5V, VOUT(MAX) = 5.5V, IQ = 38µA, ISD < 1µA, MS10 LTC3421 3A (ISW), 3MHz, Synchronous Step-Up DC/DC Converter with Output Disconnect 95% Efficiency, VIN: 0.5V to 4.5V, VOUT(MAX) = 5.25V, IQ = 12µA, ISD < 1µA, QFN24 LTC3423/LTC3424 1A/2A (ISW), 3MHz, Synchronous Step-Up DC/DC Converter 95% Efficiency, VIN: 0.5V to 5.5V, VOUT(MAX) = 5.5V, IQ = 38µA, ISD < 1µA, MSOP10 LTC3425 5A (ISW), 8MHz, (Low Ripple), 4-Phase Synchronous Step-Up DC/DC Converter with Output Disconnect 95% Efficiency, VIN: 0.5V to 4.5V, VOUT(MAX) = 5.25V, IQ = 12µA, ISD < 1µA, QFN32 LTC3426 2A (ISW), 1.2MHz, Step-Up DC/DC Converter 92% Efficiency, VIN: 1.6V to 4.3V, VOUT(MAX) = 5V, ISD < 1µA, SOT-23 LTC3428 500mA (ISW), 1.25MHz/2.5MHz, Synchronous Step-Up DC/DC Converter with Output Disconnect 92% Efficiency, VIN: 1.8V to 5V, VOUT(MAX) = 5.25V, ISD < 1µA, 2mm × 2mm DFN LTC3429 600mA (ISW), 500kHz, Synchronous Step-Up DC/DC Converter with Output Disconnect and Soft-Start 96% Efficiency, VIN: 0.5V to 4.4V, VOUT(MAX) = 5V, IQ = 20µA/300µA, ISD < 1µA, ThinSOT LTC3525-3.3/ LTC3525-5 400mA (ISW), Synchronous Step-Up DC/DC Converter in SC70 Package 94% Efficiency, VIN: 0.8V to 4.5V, VOUT(MAX) = 5.25V, IQ = 7µA, ISD < 1µA, SC70 ThinSOT is a trademark of Linear Technology Corporation. 3422fa 16 Linear Technology Corporation LT 0406 REV A PRINTED IN USA 1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com © LINEAR TECHNOLOGY CORPORATION 2005