STMicroelectronics M74HC697B1R Hc697/699 u/d 4 bit binary counter/register 3-state hc696/698 u/d decade counter/register 3-state Datasheet

M54/74HC696/697
M54/74HC698/699
HC696/698 U/D DECADE COUNTER/REGISTER (3-STATE)
HC697/699 U/D 4 BIT BINARY COUNTER/REGISTER (3-STATE)
.
.
.
.
.
.
.
.
HIGH SPEED
fMAX = 50 MHz (TYP.) AT VCC = 5 V
LOW POWER DISSIPATION
ICC = 4 µA (MAX.) AT TA = 25 °C
HIGH NOISE IMMUNITY
VNIH = VNIL = 28 % VCC (MIN.)
OUTPUT DRIVE CAPABILITY
15 LSTTL LOADS (for QA to QD)
10 LSTTL LOADS (for RCO)
SYMMETRICAL OUTPUT IMPEDANCE
|IOH| = IOL = 6 mA (MIN.) FOR QA TO QD
|IOH| = IOL = 4 mA (MIN.) FOR RCO OUTPUT
BALANCED PROPAGATION DELAYS
tPLH = tPHL
WIDE OPERATING VOLTAGE RANGE
VCC (OPR) = 2 V TO 6 V
PIN AND FUNCTION COMPATIBLE
WITH LSTTL 54/74LS696/697/698/699
B1R
(Plastic Package)
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
ORDER CODES :
M54HCXXXF1R
M74HCXXXM1R
M74HCXXXB1R
M74HCXXXC1R
DESCRIPTION
The HC696/697 are high speed CMOS up/down
counters fabricated with silicon gate C2MOS
technology. They achieve the high speed operation
similar to equivalent LSTTL while maintaining the
CMOS low power dissipation. The HC696/698 are
BCD DECADE COUNTER, and the HC697/699 are
4-BIT BINARY COUNTER. Both devices have
register.
They count on the positive edge of the counter clock
input (CCK) when selected by the ”Counter Mode”.
If the input U/D is held ”H”, the internal counter
counts up, and held ”L”, counts down. The internal
counter’s outputs are stored in the output register at
the positive edge of register clock (RCK).
The counter features enable P and enable T and a
ripple-carry output for easy expansion. the
register/counter select input, R/C, selects the
counter when low or the register when high for the
three state outputs, QA, QB, Qc and QD.
Both the counter clock CCK and register clock RCK
are positive-edge triggered. The counter clear
CCLR is active low and is synchronous for
HC698/699, and asynchronous for HC696/697.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
March 1993
PIN CONNECTIONS (top view)
NC =
No Internal
Connection
1/22
M54/M74HC696/697/698/699
PIN DESCRIPTION
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN No
SYMBOL
NAME AND FUNCTION
1
2
U/D
CCK
Up Down Counter Selector
Counter Clock
3, 4, 5, 6
A to D
7, 14
8
EMP/ENT
CCLR
Data Inputs
9
RCK
Register Clock
11
R/C
Register Counter Selector
12
G
13
LOAD
15, 16, 17,
18
QA to QD
19
RCO
10
GND
Load Counter (Active
HIGH)
Ground (0V)
20
V CC
Positive Supply Voltage
Enable P and T
Counter Clear (Active
LOW)
Enable Input
Load Counter (Active
LOW)
Data Outputs
IEC LOGIC SYMBOL
HC696
HC697
HC698
HC699
2/22
M54/M74HC696/697/698/699
TRUTH TABLE
INPUTS
CCLR LOAD ENP
X
X
X
OUTPUTS
FUNCTION
ENT
X
CCK
X
U/D
X
RCK
X
R/C
X
G
H
QA
Z
QB
Z
QC
Z
QD
Z
HIGH IMPEDANCE
X (*)
X
X
L
L
L
L
L
L
CLEAR COUNTER
a
d
LOAD COUNTER
NO COUNT
NO COUNT
L
X
X
X
H
H
H
L
H
H
X
H
X
X
X
H
X
X
X
X
X
X
L
L
L
L
L
L
H
H
L
L
H
X
L
L
COUNT UP
COUNT UP
H
H
X
H
X
X
L
X
X
L
X
X
X
X
X
L
X
X
L
L
H
L
L
L
COUNT DOWN
NO CHANGE
b’
c’
COUNT DOWN
NO COUNT
LOAD REGISTER
X
X
X
X
X
X
H
L
(*)
X
Z
a-d
a’-d’
a’
b
c
NO CHANGE
NO CHANGE
NO CHANGE
d’
NO LOAD
:
For HC698/699
: Don’t care
: High impedance
: The level of steady state input at inputs a through D respectively
: The level of steady state outputs at internal counter outputs QA’ through QD’ respectively
RCO function : HC696/8 - RCO = (UP • QA • QD • ENT + UP • QA • QD • ENT)
HC697/9 - RCO = (UP • QA • QB • QC • QD • ENT + UP • QA • QB • QC • QD • ENT)
BLOCK DIAGRAM
3/22
M54/M74HC696/697/698/699
LOGIC DIAGRAM (HC696)
4/22
M54/M74HC696/697/698/699
TIMING CHART (HC696)
5/22
M54/M74HC696/697/698/699
LOGIC DIAGRAM (HC697)
6/22
M54/M74HC696/697/698/699
TIMING CHART (HC697)
7/22
M54/M74HC696/697/698/699
LOGIC DIAGRAM (HC698)
8/22
M54/M74HC696/697/698/699
DECADE COUNTER, SYNCHRONOUS CLEAR (HC698)
9/22
M54/M74HC696/697/698/699
LOGIC DIAGRAM (HC699)
10/22
M54/M74HC696/697/698/699
BINARY COUNTER, SYNCHRONOUS CLEAR (HC699)
11/22
M54/M74HC696/697/698/699
ABSOLUTE MAXIMUM RATINGS
Symbol
Value
Unit
VCC
VI
Supply Voltage
DC Input Voltage
-0.5 to +7
-0.5 to VCC + 0.5
V
V
VO
DC Output Voltage
-0.5 to VCC + 0.5
V
IIK
IOK
DC Input Diode Current
DC Output Diode Current
± 20
± 20
mA
mA
IO
DC Output Source Sink Current Per Output Pin
(RCO)
(QA to QD)
± 25
± 35
mA
ICC or IGND
Parameter
DC VCC or Ground Current
PD
Power Dissipation
Tstg
Storage Temperature
TL
Lead Temperature (10 sec)
± 70
mA
500 (*)
mW
-65 to +150
o
C
300
o
C
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition isnotimplied.
(*) 500 mW: ≅ 65 oC derate to 300 mW by 10mW/oC: 65 oC to 85 oC
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
Parameter
Supply Voltage
VI
Input Voltage
VO
Top
Output Voltage
Operating Temperature:
tr, tf
Input Rise and Fall Time
12/22
M54HC Series
M74HC Series
VCC = 2 V
Value
2 to 6
Unit
V
0 to VCC
V
0 to VCC
-55 to +125
-40 to +85
0 to 1000
V
C
o
C
ns
VCC = 4.5 V
0 to 500
VCC = 6 V
0 to 400
o
M54/M74HC696/697/698/699
DC SPECIFICATIONS
Test Conditions
Symbol
VIH
V IL
Parameter
High Level Input
Voltage
Low Level Input
Voltage
Value
VCC
(V)
TA = 25 oC
54HC and 74HC
Min. Typ. Max.
2.0
1.5
1.5
1.5
4.5
6.0
3.15
4.2
3.15
4.2
3.15
4.2
High Level
Output Voltage
(RCO)
0.5
0.5
0.5
4.5
1.35
1.35
1.35
2.0
4.5
6.0
4.5
V OH
VOL
High Level
Output Voltage
(QA - QD)
Low Level Output
Voltage
(RCO)
6.0
2.0
Low Level Output
Voltage
(QA - QD)
IO=-5.2 mA
6.0
4.5
6.0
IO=-7.8 mA
2.0
4.5
6.0
2.0
4.5
6.0
4.5
6.0
II
VI =
IO=-20 µA
VIH
or
V IL IO=-4.0 mA
VI =
IO=-20 µA
VIH
or
V IL IO=-6.0 mA
4.5
4.5
6.0
VOL
1.8
1.8
V
1.8
1.9
2.0
1.9
1.9
4.4
5.9
4.5
6.0
4.4
5.9
4.4
5.9
4.18
4.31
4.13
4.10
5.68
1.9
5.8
2.0
5.63
1.9
5.60
1.9
4.4
4.5
4.4
4.4
5.9
4.18
6.0
4.31
5.9
4.13
5.9
4.10
5.68
5.8
5.63
Unit
V
2.0
6.0
V OH
-40 to 85 oC -55 to 125 oC
74HC
54HC
Min. Max. Min. Max.
V
V
5.60
0.0
0.0
0.1
0.1
0.1
0.1
0.1
0.1
0.0
0.1
0.1
0.1
0.17
0.18
0.26
0.26
0.33
0.33
0.40
0.40
0.0
0.0
0.1
0.1
0.1
0.1
0.1
0.1
0.0
0.1
0.1
0.1
0.17
0.18
0.26
0.26
0.33
0.33
0.40
0.40
VI = VCC or GND
±0.1
±1
±1
µA
VI =
IO= 20 µA
VIH
or
V IL IO= 4.0 mA
IO= 5.2 mA
VI =
IO= 20 µA
VIH
or
V IL IO= 6.0 mA
IO= 7.8 mA
V
V
Input Leakage
Current
6.0
IOZ
3 State Output
Off State Current
6.0
VI = VIH or VIL
VO = VCC or GND
±0.5
±5
±10
µA
ICC
Quiescent Supply
Current
6.0
VI = VCC or GND
4
40
80
µA
13/22
M54/M74HC696/697/698/699
AC ELECTRICAL CHARACTERISTICS (Input t r = t f = 6 ns)
Test Conditions
Symbol
Parameter
VCC
(V)
CL
(pF)
tTLH
tTHL
Output Transition
Time
(Qn)
2.0
4.5
50
tTLH
tTHL
Output Transition
Time
(RCO)
tPLH
tPHL
Propagation
Delay Time
(CCK - Q)
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
Propagation
Delay Time
(RCK - Q)
Propagation
Delay Time
(CCK - RCO)
Propagation
Delay Time
(R/C - Q)
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
Propagation
Delay Time
(ENT - RCO)
tPLH
tPHL
Propagation
Delay Time
(CCLR - Q)
tPLH
tPHL
Propagation
Delay Time
(CCLR - RCO)
fMAX
Maximum Clock
Frequency
14/22
Min.
50
50
150
Value
-40 to 85 oC -55 to 125 oC
74HC
54HC
Min.
Max.
75
19
Min.
Max.
90
18
Unit
Typ.
25
7
Max.
60
12
6
30
8
7
10
75
15
13
13
95
19
16
15
115
23
20
90
28
24
103
32
215
43
37
245
49
270
54
46
305
61
325
65
55
370
74
42
185
37
31
52
230
46
39
63
280
56
48
ns
ns
ns
ns
ns
6.0
2.0
4.5
6.0
50
27
82
24
20
2.0
4.5
6.0
150
95
28
24
215
43
37
270
54
46
325
65
55
ns
2.0
4.5
50
109
32
245
49
305
61
370
74
ns
27
61
42
155
52
195
63
235
20
17
31
26
39
33
47
40
73
24
20
185
37
31
230
46
39
280
56
48
63
18
15
78
140
28
24
195
175
35
30
245
210
42
36
295
26
22
90
30
26
39
33
235
47
40
49
42
295
59
50
59
50
355
71
60
220
44
37
275
55
47
330
66
56
5
98
29
25
12
25
30
45
53
6.0
2.0
4.5
6.0
2.0
4.5
6.0
tPLH
tPHL
TA = 25 oC
54HC and 74HC
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
50
150
50
50
for
HC696
HC697
150
50
50
for
HC696
HC697
4
3.4
20
24
17
20
ns
ns
ns
ns
ns
ns
MHz
M54/M74HC696/697/698/699
AC ELECTRICAL CHARACTERISTICS (Continued)
Test Conditions
Symbol
tPZL
tPZH
Parameter
VCC
(V)
Output Enable
Time
2.0
4.5
6.0
2.0
tPLZ
tPHZ
Output Disable
Time
tW(H)
tW(L)
Minimum Pulse
Width
(CCK, RCK)
tW(L)
Minimum Pulse
Width
(CCLR)
ts
ts
ts
ts
ts
th
tREM
CIN
CPD (*)
Minimum Set-up
Time
(CCLR)
Minimum Set-up
Time (LOAD,
ENT, ENP)
Minimum Set-up
Time
(A, B, C, D)
Minimum Set-up
Time
(CCK, RCK)
Minimum Set-up
Time
(U/D)
Minimum Hold
Time
Minimum
Removal Time
Input Capacitance
Power Dissipation
Capacitance
4.5
6.0
2.0
4.5
6.0
2.0
4.5
TA = 25 oC
54HC and 74HC
Min. Typ. Max.
CL
(pF)
50
RL = 1KΩ
150
RL = 1KΩ
50
RL = 1KΩ
50
6.0
2.0
4.5
6.0
2.0
50
for
HC696
HC697
4.5
6.0
2.0
4.5
50
for
HC698
HC699
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
6.0
2.0
4.5
50
50
50
50
4.5
6.0
50
120
24
20
150
150
30
26
190
180
36
31
225
19
16
32
17
14
30
26
115
23
20
38
32
145
29
25
45
38
175
35
30
40
8
75
15
95
19
110
22
7
40
13
75
16
95
19
110
8
7
16
15
13
50
19
16
65
22
19
75
ns
4
3
64
16
10
9
150
30
13
11
190
38
15
13
220
44
ns
14
16
4
3
44
26
50
10
9
100
32
65
13
11
125
37
75
15
13
150
11
9
44
11
20
17
100
20
25
21
125
25
30
26
145
29
9
17
5
5
21
5
5
25
5
5
5
5
5
5
5
5
5
5
5
5
5
5
ns
10
10
10
pF
for
HC696
HC697
HC696/697/699
HC698
Unit
45
15
13
57
50
6.0
2.0
Value
-40 to 85 oC -55 to 125 oC
74HC
54HC
Min. Max. Min. Max.
5
71
77
ns
ns
ns
ns
ns
ns
ns
ns
ns
pF
(*) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without load.
(Refer to Test Circuit). Average operting current can be obtained by the following equation. ICC(opr) = CPD •VCC •fIN + ICC/2 (per circuit)
15/22
M54/M74HC696/697/698/699
SWITCHING CHARACTERISTICS TEST WAVEFORM (HC696/697)
16/22
M54/M74HC696/697/698/699
SWITCHING CHARACTERISTICS TEST WAVEFORM (continued)
OUTPUT DISABLE, ENABLE
TEST CIRCUIT ICC (Opr.)
17/22
M54/M74HC696/697/698/699
Plastic DIP20 (0.25) MECHANICAL DATA
mm
DIM.
MIN.
a1
0.254
B
1.39
TYP.
inch
MAX.
MIN.
TYP.
MAX.
0.010
1.65
0.055
0.065
b
0.45
0.018
b1
0.25
0.010
D
25.4
1.000
E
8.5
0.335
e
2.54
0.100
e3
22.86
0.900
F
7.1
0.280
I
3.93
0.155
L
Z
3.3
0.130
1.34
0.053
P001J
18/22
M54/M74HC696/697/698/699
Ceramic DIP20 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
inch
MAX.
MIN.
TYP.
MAX.
A
25
0.984
B
7.8
0.307
D
E
3.3
0.5
e3
0.130
1.78
0.020
22.86
0.070
0.900
F
2.29
2.79
0.090
0.110
G
0.4
0.55
0.016
0.022
I
1.27
1.52
0.050
0.060
L
0.22
0.31
0.009
0.012
M
0.51
1.27
0.020
0.050
N1
P
Q
4° (min.), 15° (max.)
7.9
8.13
5.71
0.311
0.320
0.225
P057H
19/22
M54/M74HC696/697/698/699
SO20 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
A
a1
inch
MAX.
MIN.
TYP.
2.65
0.10
0.104
0.20
a2
MAX.
0.004
0.007
2.45
0.096
b
0.35
0.49
0.013
0.019
b1
0.23
0.32
0.009
0.012
C
0.50
0.020
c1
45° (typ.)
D
12.60
13.00
0.496
0.512
E
10.00
10.65
0.393
0.419
e
1.27
0.050
e3
11.43
0.450
F
7.40
7.60
0.291
0.299
L
0.50
1.27
0.19
0.050
M
S
0.75
0.029
8° (max.)
P013L
20/22
M54/M74HC696/697/698/699
PLCC20 MECHANICAL DATA
mm
DIM.
MIN.
TYP.
inch
MAX.
MIN.
TYP.
MAX.
A
9.78
10.03
0.385
0.395
B
8.89
9.04
0.350
0.356
D
4.2
4.57
0.165
0.180
d1
2.54
0.100
d2
0.56
0.022
E
7.37
8.38
0.290
0.330
e
1.27
0.050
e3
5.08
0.200
F
0.38
0.015
G
0.101
0.004
M
1.27
0.050
M1
1.14
0.045
P027A
21/22
M54/M74HC696/697/698/699
Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No
license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned
in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use ascritical components in life support devices or systems without express
written approval of SGS-THOMSON Microelectonics.
 1994 SGS-THOMSON Microelectronics - All Rights Reserved
SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A
22/22
Similar pages