SSC SS432GVBTR

SS432G
Adjustable Precision Shunt Regulator
FEATURES
DESCRIPTION
Low voltage operation (1.24V)
The SS432G is a low-voltage three-terminal adjustable shunt
Adjustable output voltage from VO = V REF to 12V
regulator with guaranteed thermal stability over the applicable
Wide operating current range from 55µ A to 100mA
temperature range. The output voltage can be set to any value
Low dynamic output impedance 0.25Ω typ.
between VREF (approximately 1.24V) and 12V using two external
ESD rating is 6kV (per MIL-STD 883D)
resistors (see application circuit). This device has a typical output
Pb-free, RoHS compliant.
impedance of 0.25 ohms. Active output circuitry provides very sharp
turn-on characteristics, making this device an excellent alternative
APPLICATIONS
to Zener diodes in many applications.
Linear Regulators
The SS432G is characterized for operation from 0°C to 105°C,
Adjustable Supplies
and four package options (SOT-23-3, SOT-23-5, SOT-89, TO-92)
Switching Power Supplies
Battery Operated Computers
allow the designer the opportunity to select the proper package
Instrumentation
for the application.
PIN CONFIGURATION
SOT-23-3
2
Anode
(Top view)
Cathode
3
1
BLOCK DIAGRAM
Reference
SOT-23-5
N/C
1
N/C
2
Cathode
3
5
Anode
4
Reference
Cathode
Ref
+
-
SOT-89 (Top view)
Vref
3
Cathode
2
Anode
1
Reference
Anode
Cathode
SYMBOL
TO-92 (Top view)
Reference.
3 Cathode
2 Anode
1
Reference
Anode
ORDERING INFORMATION
SS432GxB TR
Package type:
Example: SS432GNB TR
GN = SOT-23-3, RoHS compliant
GT = TO-92, RoHS compliant
GG = SOT-89, RoHS compliant
GV = SOT-23-5, RoHS compliant
-> SS432G in RoHS-compliant SOT-23-3 shipped on tape and reel
6/22/2006 Rev.3.01
www.SiliconStandard.com
1 of 7
SS432/G
ABSOLUTE MAXIMUM RATINGS over ambient temp. range.
Parameter
Symbol
Maximum
Units
Cathode Voltage
VKA
12
V
Continuous Cathode Current
I KA
150
mA
Reference Current
I REF
3
mA
Operating Junction Temperature
Tj
150
°C
Storage Temperature Range
T STG
-45 to +150
°C
Thermal Resistance
θJA
160
°C/W
Lead Temperature (Soldering - std.lead finish)
TLEAD
260°C/10 sec.
ELECTRICAL CHARACTERISTICS (TA =25°C)
PARAMETER
Reference voltage
SYMBOL
1%
Deviation of reference voltage
over full temperature range
Ratio of change in reference
voltage to the change in
cathode voltage
Reference current
TEST
CIRCUIT
TEST CONDITIONS
MAX
1.240
1.252
V
4
12
mV
1
VKA = Vref IKA = 10mA
VI(dev)
1
VKA = Vref, IKA = 10mA
TA = full range
∆ VKA
2
IKA = 10mA, ∆ VKA = Vref to 12V
-1.5
-2.7
mV/V
Iref
2
IKA = 10mA, R1 = 10kΩ , R2 = ∞
0.15
0.5
µA
IKA = 10mA, R1 = 10kW, R2 = ∞
TA = full range
0.05
0.30
µA
55
80
µA
0.001
0.1
µA
0.25
0.4
Ω
∆Vref
II(dev)
2
Minimum cathode current
for regulation
Imin
1
VKA = Vref
Off-state cathode current
Ioff
3
VKA = 12V, Vref = 0
|ZKA|
1
6/22/2006 Rev.3.01
1.228
TYP
Vref
Deviation of reference current
over full temperature range
Dynamic impedance
MIN
IKA =‹ 100µA to 100mA, VKA = Vref
f ≤ 1kHz
www.SiliconStandard.com
2 of 7
SS432G
TYPICAL PEFORMANCE CHARACTERISTICS
CATHODE CURRENT
CATHODE CURRENT
Vs.
Vs.
CATHODE VOLTAGE
CATHODE VOLTAGE
V KA= Vref
TA = 25°C
Cathode Current (µA)
Cathode Current (mA)
VKA = Vref
T A = 25°C
Cathode Voltage (V)
Cathode Voltage (V)
REFERENCE VOLTAGE
REFERENCE INPUT CURRENT
Vs.
Vs.
JUNCTION TEMPERATURE
JUNCTION TEMPERATURE
µ
!"#!$%& & 6/22/2006 Rev.3.01
www.SiliconStandard.com
!"#!$%& & 3 of 7
SS432G
TEST CIRCUITS
APPLICATION INFORMATION
Where:
T2−T1=full temperature change.
αVREF can be positive or negative depending on
whether the slope is positive or negative.
Example: VDEV= 12.0mV, VREF= 1240mV,
T2−T1= 105°C, slope is negative.
VMAX
VDEV = VMAX-VMIN
VMIN
 12.0mV 106
 1240mV 
αVREF = 
= − 92ppm/°C
105°C
T1
TEMPERATURE
T2
Deviation of reference input voltage, V DEV, is defined as
the maximum variation of the reference input voltage
over the full temperature range.
The average temperature coefficient of the reference input voltage, αVREF is defined as:
ppm
∆VREF
=
°C
6/22/2006 Rev.3.01

 6
 VMAX - VMIN  6
VDEV
±
±
10
10
REF
REF
V
(at
25°C)
V
(at
25°C)




=
T2 − T1
T2 − T1
Note 4. The dynamic output impedance, Rz, is defined as:
RZ =
∆VZ
∆IZ
When the device is programmed with two external resistors, R1 and R2, (see Fig. 2), the dynamic output
impedance of the overall circuit, is defined as:
www.SiliconStandard.com
rz =
[ ]
∆V
≅ Rz 1+ R1
R2
∆I
4 of 7
SS432G
APPLICATION EXAMPLES
VIN
R1
RCL IOUT
VIN
SS432
RS
SS432
R1
IOUT=VREF/ RCL
IOUT=VREF /RS
Current Limiter or Current Source
VIN
RIN
Constant-Current Sink
VIN
VOUT
R3
FUSE
R3
VOUT
R1
R1
SS432
R2
SS432
R2
VOUT ≅ (1+R1/R2) x VREF
VLIMIT ≅ (1+R1/R2) x VREF
Higher Current Shunt Regulator
Crow Bar
VIN
R1A
R3
R1B
C1
SS432
Output turns ON when
Low Limit <VIN < High Limit
+
SS432
R2A
R2B
R4
R5
VBE
Low Limit≅ VREF ( 1+ R1B/ R2B )+ VBE
High Limit ≅ VREF ( 1+ R1A/ R2A )
Over-Voltage/Under-Voltage Protection Circuit
6/22/2006 Rev.3.01
www.SiliconStandard.com
5 of 7
SS432G
PHYSICAL DIMENSIONS
SOT-23-3
D
D1
E1
E
SYMBOL
MIN
NOM MAX
A
0.88
1.10
A1
0.00
----
0.10
D1
0.30
0.40
0.51
1.30
e
1.70
2.00
2.30
D
2.80
2.90
3.04
E
2.10
2.50
2.90
E1
1.20
1.40
1.60
e
A
A2
A3
Units : mm
Dimensions do not include mold protrusions.
A1
SOT-23-5
6/22/2006 Rev.3.01
www.SiliconStandard.com
6 of 7
SS432G
PHYSICAL DIMENSIONS
SOT-89
Units: mm.
PHYSICAL DIMENSIONS
TO-92
SEATING
PLANE
Symbol
Min
Nom
Max
Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no
guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no
responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its
use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including
without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to
the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of
Silicon Standard Corporation or any third parties.
www.SiliconStandard.com
7 of 7