ZILOG Z87200

PRODUCT SPECIFICATION
4
Z87200
4
SPREAD-SPECTRUM TRANSCEIVER
FEATURES
Device
Z87200
Min
PN Rate*
Max Data
Speed
(Mchips) Rate* (Mbps) (MHz) Package
11
2.048
20/45
100-Pin
PQFP
Note: *45 MHz only
■
Full- or Half-Duplex Operation
Benefits
■
High Performance and High Reliability for Reduced
Manufacturing Costs
■
Ideal for a Wide Range of Wireless Applications
Including Data Acquisition Systems, Transaction
Systems, and Wireless Local Area Networks (WLANs)
■
Fast Response and Very Low Overhead when
Operating in Burst Modes
■
Allows High Processing Gain to Maximize the
Acquisition Probability, then Reduced Code Length for
Increased Data Rate
■
Complete
Direct
Sequence
Transceiver in a Single CMOS IC
■
Programmable Functionality Supports Many Different
Operational Modes
■
Acquires Within One Symbol Duration Using Digital PN
Matched Filter
■
Two Independent PN Sequences, Each up to 64 Chips
Long for Distinct Processing of the Acquisition/Preamble
Symbol and Subsequent Data Symbols
■
Reduced Power Consumption
■
Randomizes Data to Meet Regulatory Requirements
■
Power Management Features
■
■
Optional Spectral Whitening Code Generation
Permits Dual Frequency (Frequency Division Duplex) or
Single Frequency (Time Division Duplex) Operation
■
Small Footprint, Surface Mount
Spread-Spectrum
GENERAL DESCRIPTION
The Z87200 is a programmable single-chip, spread-spectrum, direct-sequence transceiver. The Z87200 incorporates Stanford Telecom spread-spectrum and wireless
technology and is identical to Stanford Telecom's STEL2000A. By virtue of its fast acquisition capabilities and its
ability to support a wide range of data rates and spreadspectrum parameters, the Z87200 spread-spectrum transceiver supports the implementation of a wide range of
burst data communications applications.
Available in both 45- and 20-MHz versions, the Z87200
performs all the digital processing required to implement a
fast-acquisition direct sequence (such as pseudonoise- or
DS96WRL0400
PN-modulated), spread-spectrum full- or half-duplex system. Differentially encoded BPSK and QPSK are fully supported. The receiver section can also handle differentially
encoded pi/4 QPSK. A block diagram of the Z87200 is
shown in Figure 1; its pin configuration is shown in Z87200
receive functions integrate the capabilities of a digital
downconverter, PN matched filter, and DPSK demodulator, where the input signal is an analog-to-digital converted
I.F. signal. Z87200 transmit functions include a differential
BPSK/QPSK encoder, PN modulator (spreader), and
BPSK/QPSK modulator, where the transmitter output is a
sampled digitally modulated signal ready for external digi-
4-1
Z87200
Spread-Spectrum Transceiver
Zilog
GENERAL DESCRIPTION (Continued)
tal-to-analog conversion (or, if preferred, the spread baseband signal may be output to an external modulator).
These transceiver functions have been designed and integrated for the transmission and reception of bursts of
spread data. In particular, the PN Matched Filter has two
distinct PN coefficient registers (rather than a single one)
in order to speed and improve signal acquisition performance by automatically switching from one to the other
upon signal acquisition. The Z87200 is thus optimized to
provide reliable, high-speed wireless data communications.
Symbol-Synchronous PN Modulation
The Z87200 operates with symbol-synchronous PN modulation in both transmit and receive modes. Symbol-synchronous PN modulation refers to operation where the PN
code is aligned with the symbol transitions and repeats
once per symbol. By synchronizing a full PN code cycle
over a symbol duration, acquisition of the PN code at the
receiver simultaneously provides symbol synchronization,
thereby significantly improving overall acquisition time.
As a result of the Z87200's symbol-synchronous PN modulation, the data rate is defined by the PN chip rate and
length of the PN code; that is, by the number of chips per
symbol, where a “chip” is a single “bit” of the PN code. The
PN chip rate, Rc chips/second, is programmable to as
much as 1/4 the rate of RXIFCLK, and the PN code length,
N, can be programmed up to a value of 64. When operating with BPSK modulation, the data rate for a PN code of
length N and PN chip rate RC chips/sec is RC/N bps. When
operating with QPSK modulation (or π/4 QPSK with an external modulator), two bits of data are transmitted per symbol, and the data rate for a PN code of length N and PN
chip rate Rc chips/sec is 2Rc/N bps. Conversely, for a given data rate Rb bps, the length N of the PN code defines
the PN chip rate Rc as N x Rb chips/sec for BPSK or as (N
x Rb)/2 chips/sec for QPSK.
4-2
The data rate Rb and the PN code length N, however, cannot generally be arbitrarily chosen. United States FCC Part
15.247 regulations require a minimum processing gain of
10 dB for unlicensed operation in the Industrial, Scientific,
and Medical (ISM) bands, implying that the value of N must
be at least 10. To implement such a short code, a Barker
code of length 11 would typically be used in order to obtain
desirable auto- and cross-correlation properties, although
compliance with FCC regulations depends upon the overall system implementation. The Z87200 further includes
transmit and receive code overlay generators to insure
that signals spread with such a short PN code length possess the spectral properties required by FCC regulations.
The receiver clock rate established by RXIFCLK must be
at least four times the receive PN spreading rate and is limited to a maximum speed of 45.056 MHz in the 45 MHz
Z87200 and 20.0 MHz in the 20 MHz Z87200. The ensuing
discussion is in terms of the 45 MHz Z87200, but the numerical values may be scaled proportionately for the 20
MHz version. As a result of the maximum 45.056 MHz RXIFCLK, the maximum supported PN chip rate is 11.264
Mchips/second. When operating with BPSK modulation,
the maximum data rate for a PN code of length N is
11.264/N Mbps. When operating with QPSK modulation
(or π/4 QPSK with an external modulator), two bits of data
are transmitted per symbol, and the data rate for a PN
code of length N is 22.528/N Mbps. Conversely, for a given
data rate Rb, the length N of the PN code employed must
be such that the product of N x Rb is less than 11.264
Mchips/sec (for BPSK) or 22.528 Mchips/sec (for QPSK).
For the 45 MHz Z87200, then, a PN code length of 11 implies that the maximum data rate that can be supported in
compliance with the processing gain requirements of FCC
regulations is 2.048 Mbps using differential QPSK. Note
again, however, that FCC compliance using the Z87200
with a PN code of length 11 depends upon the overall system implementation.
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
Z87200 I.F. Interface
The Z87200 receiver circuitry employs an NCO and complex multiplier referenced to RXIFCLK to perform frequency downconversion, where the input I.F. sampling rate and
the clock rate of RXIFCLK must be identical. In “complex
input” or Quadrature Sampling Mode, external dual analog-to-digital converters (ADCs) sample quadrature I.F.
signals so that the Z87200 can perform true full single
sideband downconversion directly from I.F. to baseband.
At PN chip rates less than one-eighth the value of RXIFCLK, downconversion may also be effected using a single
ADC in “real input” or Direct I.F. Sampling Mode.
The input I.F. frequency is not limited by the capabilities of
the Z87200. The highest frequency to which the NCO can
be programmed is 50% of the I.F. sampling rate (the frequency of RXIFCLK); moreover, the signal bandwidth,
NCO frequency, and I.F. sampling rate are all interrelated,
as discussed in Higher I.F. frequencies, however, can be
supported by using one of the aliases of the NCO frequency generated by the sampling process. For example, a
spread signal presented to the Z87200’s receiver ADCs at
an I.F. frequency of fI.F., where fRXIFCLK < fI.F. < 2 x fRXIFCLK, can generally, as allowed by the signal’s bandwidth,
be supported by programming the Z87200’s NCO to a frequency of (fI.F.- fRXIFCLK), as discussed in Appendix A of
this product specification. The maximum I.F. frequency is
then limited by the track-and-hold capabilities of the
ADC(s) selected. Signals at I.F. frequencies up to about
100 MHz can be processed by currently available 8-bit
ADCs, but the implementation cost as well as the performance can typically be improved by using an I.F. frequency of 30 MHz or lower. Downconversion to baseband is
then accomplished digitally by the Z87200, with a programmable loop filter provided to establish a frequency
tracking loop.
Burst and Continuous Data Modes
The Z87200 is designed to operate in either burst or continuous mode: in burst mode, built-in symbol counters allow bursts of up to 65,533 symbols to be automatically
transmitted or received; in continuous mode, the data is
simply treated as a burst of infinite length. The Z87200’s
use of a digital PN Matched Filter for code detection and
despreading permits signal and symbol timing acquisition
in just one symbol. The fast acquisition properties of this
design are exploited by preceding each data burst with a
single Acquisition/Preamble symbol, allowing different PN
codes (at the same PN chip rate) to independently spread
the Acquisition/Preamble and data symbols. In this way, a
long PN code with high processing gain can be used for
the Acquisition/Preamble symbol to maximize the probability of burst detection, and a shorter PN code can be used
thereafter to permit a higher data rate.
DS96WRL0400
To improve performance in the presence of high noise and
interference levels, the Z87200 receiver’s symbol timing
recovery circuit incorporates a “flywheel circuit” to maximize the probability of correct symbol timing. This circuit
will insert a symbol clock pulse if the correlation peak obtained by the PN Matched Filter fails to exceed the programmed detect threshold at the expected time during a
given symbol. During each burst, a missed detect counter
tallies each such event to monitor performance and allow
a burst to be aborted in the presence of abnormally high interference. A timing gate circuit further minimizes the probability of false correlation peak detection and consequent
false symbol clock generation due to noise or interference.
To minimize power consumption, individual sections of the
device can be turned off when not in use. For example, the
receiver circuitry can be turned off during transmission
and, conversely, the transmitter circuitry can be turned off
during reception when the Z87200 is operating in a halfduplex/time division duplex (TDD) system. If the NCO is
not being used as the BPSK/QPSK modulator (that is, if an
external modulator is being used), the NCO can also be
turned off during transmission to conserve still more power.
Conclusion
The fast acquisition characteristics of the Z87200 make it
ideal for use in applications where bursts are transmitted
relatively infrequently. In such cases, the device can be
controlled so that it is in full “sleep” mode with all receiver,
transmitter, and NCO functions turned off over the majority
of the burst cycle, thereby significantly reducing the aggregate power consumption. Since the multiply operations of
the PN Matched Filter consume a major part of the overall
power required during receiver operation, two independent
power-saving techniques are also built into the PN
Matched Filter to reduce consumption during operation by
a significant factor for both short and long PN spreading
codes.
The above features make the Z87200 an extremely
versatile and useful device for spread-spectrum data
communications. Operating at its highest rates, the
Z87200 is suitable for use in wireless Local Area Network
implementations, while its programmability allows it to be
used in a variety of data acquisition, telemetry, and
transaction system applications.
4-3
4
Z87200
Spread-Spectrum Transceiver
Zilog
GENERAL DESCRIPTION (Continued)
TXBITPLS
Differential
Encoder
Input Data
Processor
TXTRKPLS
QPSK
Modulator
TXIFOUT7-0
TXIN
Tx Overlay
Code
Generator
TXIOUT
TXQOUT
TXMCHP
TXIFCLK
MTXEN
MNCOEN
MRXEN
RXMABRT
MFLD
/CSEL
/WR
/RESET
DATA7-0
ADDR6-0
/OEN
TXACQPLS
Symbol Clock
Tx Clock
Generator
Chip Clock
TXIFCLK
SIN
Frequency
Control
Register
NCO
COS
Control
and MPU
Interface
TXACTIVE
RXACTIVE
TXTEST
RXTEST7-0
Rx Overlay
Code
Generator
RXOUT
TXCHPPLS
Tx PN Code
Generators
Bit Clock
Output Data
Processor
Frequency
Discriminator
and Loop Filter
Dot
Power
Detector
Rx PN Code
Registers
Cross
Differential
Demodulator
Symbol
Tracking
Processor
Matched
Filter
Down
Converter
RXIIN7-0
RXQIN7-0
Chip
Clock
RXQOUT
RXIOUT
RXIFCLK
RX Clock
Generator
/RXDRDY
RXSYMPLS
Corrected Bit Clock
Corrected Symbol Clock
RXIFCLK
RXMSMPL
RXMDET
2xChip Clock
Symbol Clock
Figure 1. Z87200 Block Diagram
4-4
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
VDD
N/C
80
7
5
65
70
60
5
0
55
VSS
/OEN
RXACTIVE
RXMSMPL
RXTEST0
RXTEST1
RXTEST2
85
MFLD
MNCOEN
45
RXMABRT
RXMDET
RXTEST3
RXTEST4
RXTEST5
RXTEST6
VSS
VDD
Z87200
100-Pin QFP
90
RXIIN0
RXIIN1
RXIIN2
RXTEST7
40
VDD
VSS
ADDR6
ADDR5
RXIIN3
RXIIN4
95
35
RXIIN5
RXIIN6
ADDR4
ADDR3
ADDR2
ADDR1
ADDR0
RXIIN7
N/C
VSS
4
TXIFOUT1
TXIFOUT2
TXIFOUT3
TXIFOUT4
TXIFOUT5
TXIFOUT6
TXIFOUT7
VDD
VSS
TXBITPLS
TXCHPPLS
TXTRKPLS
TXACQPLS
TXTEST
I.C.
RXOUT
RXIOUT
RXQOUT
/RXDRDY
RXSPLPLS
RXSYMPLS
VDD
VSS
N/C
TXACTIVE
TXIOUT
TXQOUT
VDD
VSS
TXIFOUT0
PIN DESCRIPTION
5
10
20
15
25
30
VDD
100
VSS
/CSEL
DATA7
/WR
DATA5
DATA6
DATA3
DATA4
DATA1
DATA2
TXMCHP
DATA0
MTXEN
TXIN
VSS
/RESET
VSS
TXIFCLK
RXQIN7
MRXEN
VDD
RXIFCLK
RXQIN5
RXQIN6
RXQIN3
RXQIN4
RXQIN1
RXQIN2
VDD
RXQIN0
1
Note: I.C. denotes Internal Connection. Do not use for
vias.
Figure 2. Z87200 100-Pin PQFP Pin Description
DS96WRL0400
4-5
Z87200
Spread-Spectrum Transceiver
Zilog
PIN DESCRIPTION (Continued)
Table 1. 100-Pin PQFP Pin Description
No
Symbol
1,11,31,40,51,6 V
DD
5,75,81,90
2
RXQIN0
3
4
5
6
7
8
9
RXQIN1
RXQIN2
RXQIN3
RXQIN4
RXQIN5
RXQIN6
RXQIN7
10
12
13,15,30,39,50,
64,74,80,89
14
16
17
18
19
20
21
22
23
24
25
26
27
28
29
32
33
34
35
36
37
38
41
42
43
44
45
46
47
48
49
52
53
RXXE
RXIFCLK
4-6
V
Function
Power Supply
Rx Q-Channel Input
(Bit 0; LSB)
Rx Q-Channel Input (Bit 1)
Rx Q-Channel Input (Bit 2)
Rx Q-Channel Input (Bit 3)
Rx Q-Channel Input (Bit 4)
Rx Q-Channel Input (Bit 5)
Rx Q-Channel Input (Bit 6)
Rx Q-Channel Input
(Bit 7; MSB)
Manual Receiver Enable
Receiver I.F. Clock
Ground
SS
TXIFCLK
/RESET
MTXE
TXIN
TXMCHP
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
/WR
/CSEL
ADDR0
ADDR1
ADDR2
ADDR3
ADDR4
ADDR5
ADDR6
RXTEST7
RXTEST6
RXTEST5
RXTEST4
RXTEST3
RXTEST2
RXTEST1
RXTEST0
/OEN
RXSYMPLS
RXSPLPLS
Table 1. 100-Pin PQFP Pin Description
Transmitter I.F. Clock
/Reset
Manual Transmitter Enable
Transmitter Input
Transmitter Manual Chip Pulse
Data Bus (Bit 0; LSB)
Data Bus (Bit 1)
Data Bus (Bit 2)
Data Bus (Bit 3)
Data Bus (Bit 4)
Data Bus (Bit 5)
Data Bus (Bit 6)
Data Bus (Bit 7; MSB)
Write Bar
Chip Select Bar
Address Bus (Bit 0; LSB)
Address Bus (Bit 1)
Address Bus (Bit 2)
Address Bus (Bit 3)
Address Bus (Bit 4)
Address Bus (Bit 5)
Address Bus (Bit 6; MSB)
Receiver Test Output (Bit 7)
Receiver Test Output (Bit 6)
Receiver Test Output (Bit 5)
Receiver Test Output (Bit 4)
Receiver Test Output (Bit 3)
Receiver Test Output (Bit 2)
Receiver Test Output (Bit 1)
Receiver Test Output (Bit 0)
Output Enable Bar
Receiver Symbol Pulse
Receiver Sample Pulse
No
Symbol
54
55
56
57
58
59
60
61
62
63
66
67
68
69
70
71
72
73
76
77
78
79,82
83
84
85
86
87
88
91
/RXDRDY
RXQOUT
RXIOUT
RXOUT
I.C.
TXTEST
TXACQPLS
TXTRKPLS
TXCHPPLS
TXBITPLS
TXIFOUT7
TXIFOUT6
TXIFOUT5
TXIFOUT4
TXIFOUT3
TXIFOUT2
TXIFOUT1
TXIFOUT0
TXQOUT
TXIOUT
TXACTIVE
N.C.
RXACTIVE
RXMSMPL
MFLD
MNCOEN
RXMABRT
RXMDET
RXIIN0
92
93
94
95
96
97
98
RXIIN1
RXIIN2
RXIIN3
RXIIN4
RXIIN5
RXIIN6
RXIIN7
99
100
N.C.
V
Function
Receiver Data Ready Bar
Receiver Q Channel Output
Receiver I Channel Output
Receiver Output
[Note]
Transmitter Test Output
Transmitter Acquisition Pulse
Transmitter Data Track Pulse
Transmitter Chip Pulse
Transmitter Bit Pulse
Tx I.F. Output (Bit 7, MSB)
Tx I.F. Output (Bit 6)
Tx I.F. Output (Bit 5)
Tx I.F. Output (Bit 4)
Tx I.F. Output (Bit 3)
Tx I.F. Output (Bit 2)
Tx I.F. Output (Bit 1)
Tx I.F. Output (Bit 0, LSB)
Tx Q-Channel Output
Tx I-Channel Output
Transmitter Active
No Connection
Receiver Active
Receiver Manual Sample Clock
Manual Frequency Load
Manual NCO Enable
Receiver Manual Abort
Receiver Manual Detect
Rx I-Channel Input
(Bit 0; LSB)
Rx I-Channel Input (Bit 1)
Rx I-Channel Input (Bit 2)
Rx I-Channel Input (Bit 3)
Rx I-Channel Input (Bit 4)
Rx I-Channel Input (Bit 5)
Rx I-Channel Input (Bit 6)
Rx I-Channel Input (
Bit 7; MSB)
No Connection
Ground
SS
Note: I.C. denotes Internal Connection. Do not use for vias.
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
ABSOLUTE MAXIMUM RATINGS
Symbol
TSTG
Parameter
Range
Storage Temperature –55 to +150
VDD (max) Supply Voltage on VDD –0.3 to + 7
Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at
any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may
affect device reliability.
Units
°C
Volts
VI(max)
Input Voltage
–0.3 to VDD+0.3 Volts
II
DC Input Current
±10
TA
Operating
0 to +70
Temperature (Ambient)
mA
°C
D.C. CHARACTERISTICS
Operating Conditions: VDD = 5.0V ±5%, VSS = 0V
TA = 0° to +70°C
Symbol
IDDQ
IDD
VIH
(min)
VIL(min)
IIH (min)
Parameter
Supply Current,
Quiescent
Supply Current,
Operational
High Level Input
Voltage
Low Level Input Voltage
IIL (max)
High Level Input
Current
Low Level Input Current
IIL(max)
Low Level Input Current
VOH(min)
High Level Output
Voltage
VOL(max)
Low Level Output
Voltage
IOS
Output Short Circuit
Current
Input Capacitance
Output Capacitance
C
COUT
Min
Max
Typ
@ 25°C
1.0
Units
Conditions
mA
Static, no clock
380
170
[Note]
mA
mA
fRXIFCLK = 45.056 MHz
fRXIFCLK = 20 MHz
0.7VDD
VDD+.3
2.6
Volts
Logic ‘1’
VSS–.3
0.2VDD
1.5
Volts
Logic ‘0’
–130
10
µA
All inputs, VIN = VDD
–10
µA
TXIFCLK, RXIFCLK,
/RESET only, VIN = VSS
µA
All other inputs, VIN =
VSS
–15
–45
VDD–0.4
20
Volts
0.4
0.1
Volts
130
65
mA
IO = –2.0 mA, all
outputs
IO = +2.0 mA, all
outputs
VOUT = VDD, VDD = max
4
pF
pF
All inputs
All outputs
2
Notes:
1. The operational supply current depends on how the Z87200 is configured.
Typical current consumption can be approximated as follows:
2. IDD=5xfRXIFCLK +13 x fCHIP mA,
3. where fRXIFCLK is the frequency of RXIFCLK and fCHIP is the PN chip rate,
both in MHz.
DS96WRL0400
4-7
4
Z87200
Spread-Spectrum Transceiver
Zilog
A.C. CHARACTERISTICS
Operating Conditions: VDD = 5.0V ±5%, VSS = 0V
TA = 0° to +70°C
Symbol
t
SU
tHD
tW
Parameter
Min
Max
Units
/CSEL, ADDR, DBUS to
WRITE Setup
WRITE to CSEL, ADDR,
DBUS Hold
WRITE Pulse Width
5
ns
5
ns
5
ns
Conditions
CSEL
ADDR 6-0 DON'T CARE
VALID
VALID
DON'T CARE
DATA 6-0
VALID
VALID
DON'T CARE
DON'T CARE
t HD
tSU
WRITE
tW
Figure 3. Microprocessor Interface Timing
4-8
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
A.C. CHARACTERISTICS - TRANSMITTER
Operating Conditions: VDD = 5.0V ±5%, VSS = 0V
4
TA 0°C to +70°C
Symbol
fTXIFCLK
Parameter
Min
TXIFCLK Frequency
Max
Units
45.056
20.0
MHz
MHz
tCH
TXIFCLK Pulse width, High
10
ns
tCL
TXIFCLK Pulse width, Low
10
ns
tSU
TXIN to TXIFCLK setup
3
ns
tHD
TXIN to TXIFCLK hold
5
ns
tCT
TXIFCLK to TXBITPLS,
TXTRKPLS, XACQPLS,
TXIOUT or TXQOUT delay
35
Conditions
Z0200045FSC
Z0200020FSC or if
TXIFOUT is used
ns
Notes:
1. The number of TXIFCLK cycles per cycle of TXCHPPLS is determined by the data stored in bits 5-0 of address 41H. It is shown
as 2 in Figure 8 but can be set from 2 to 64.
2. The width of the TXBITPLS, TXTRKPLS and TXACQPLS signal pulses is equal to the period of TXCHPPLS; that is, equal to
the PN chip period.
3. In QPSK mode, the TXBITPLS signal pulses high twice during each symbol period, once during the center chip and once
during the last chip. If the number of chips per symbol is even, the number of chip periods between the TXBITPLS pulse at
the end of the previous symbol and the one in the center of the symbol will be one more than the number of chip periods
between the TXBITPLS pulse in the center of the symbol and the one at the end. The falling edge of the second pulse corresponds to the end of the symbol period.
4. The TXTRKPLS signal pulses high once each symbol period, during the last chip period of that symbol. The falling edge corresponds to the end of the symbol period.
5. The TXACQPLS signal pulses high once each burst, transmission, during the last chip of the Acquisition/Preamble symbol.
The falling edge corresponds to the end of this symbol period.
DS96WRL0400
4-9
Z87200
Spread-Spectrum Transceiver
Zilog
t CH
t CL
TXIFCLK
t CT
t CT
TXCHPPLS
TXBITPLS,
TXTRKPLS,
TXACQPLS
tSU
t HD
TXIN
DON'T CARE
VALID
DON'T CARE
t CT
TXIOUT,
TXQOUT
TXIFOUT
Figure 4. Transmitter Input/Output Timing
4-10
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
A.C. CHARACTERISTICS - RECEIVER
Operating Conditions: VDD = 5.0V ±5%, VSS = 0V
4
TA = 0° to +70°C
Symbol
f
Parameter
Min
Max.
Units
Conditions
45.056
20.0
Z8720045FSC
Z8720020FSC
10
MHz
MHz
ns
10
ns
3
ns
7
ns
RXIFCLK Frequency
RXIFCLK
tCH
tCL
tSU
tHD
tCR
tCD
RXIFCLK Pulse
width, High
RXIFCLK Pulse
width, Low
RXIIN or RXQIN to
RXIFCLK setup
RXIIN or RXQIN to
RXIFCLK hold
RXIFCLK to
RXSPLPLS,
RXSYMPLS, or
/RXDRDY delay
RXIFCLK to RXOUT,
RXIOUT, or
RXQOUT delay
35
ns
35
ns
Notes:
1. The number of RXIFCLK cycles per cycle of RXSPLPLS is determined by the data stored in bits 5-0
of address 02H. It is shown as 2 in Figure 9, but can be set from 2 to 64.
2. The rising edge of /RXDRDY should be used to clock out the data (RXOUT, RXIOUT, or RXQOUT).
DS96WRL0400
4-11
Z87200
Spread-Spectrum Transceiver
Zilog
A.C. CHARACTERISTICS
tCH
tCL
RXIFCLK
t SU
t HD
RXIIN,
RXQIN
tCR
tCR
RXSPLPLS
RXSYMPLS
/RXDRDY
tCD
RXOUT,
RXIOUT,
RXQOUT
Figure 5. Receiver Input/Output
4-12
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
AC CHARACTERISTICS
Operating Conditions: VDD = 5.0V ±5%, VSS = 0V
4
TA = 0° to +70°C
Symbol
Parameter
Min
Max
Units
tD1
/OEN low to RXTEST 7-0 active
11
ns
tD2
/OEN high to RXTEST 7-0 tri-state
7
ns
/OEN
RXTEST 7-0
Tri-state
Tri-state Low Impedance State
TD1
TD2
Figure 6. /OEN to RXTEST 7-0 Timing
DS96WRL0400
4-13
Z87200
Spread-Spectrum Transceiver
Zilog
FUNCTIONAL BLOCKS
Transmit and Receive Clock Generators
Differential Encoder
Timing in the transmitter and receiver sections of the
Z87200 is controlled by the Transmit and Receive Clock
Generator Blocks. These blocks are programmable dividers providing signals at the chip and symbol rates (as well
as at multiples and sub-multiples of these frequencies) as
programmed through the Z87200’s control registers. If desired, the complete independence of the transmitter and
receiver sections allows the transmit and receive clocks to
be mutually asynchronous. Additionally, the Z87200 allows external signals to be provided as references for the
transmit (TXMCHP) and receive (RXMSMPL) chip rates.
Given the transmit PN chip rate, the PN-synchronous
transmit symbol rate is then derived from the programmed
number of PN chips per transmit symbol. At the receiver,
symbol synchronization and the receive symbol rate are
determined from processing of the PN matched filter output, or, if desired, can be provided from the programmed
number of PN chips per receive symbol or an external
symbol synch symbol, RXMDET. Burst control is achieved
by means of the transmit and receive Symbols per Burst
counters. These programmable 16-bit counters allow the
Z87200 to operate automatically in burst mode, stopping
at the end of each burst without the need of any external
counters.
Data to be transmitted is differentially encoded before being spread by the transmit PN code. Differential encoding
of the signal is fundamental to operation of the Z87200’s
receiver: the Z87200’s DPSK Demodulator computes
“Dot” and “Cross” product functions of the current and previous symbols’ downconverted I and Q signal components
in order to perform differential decoding as an intrinsic part
of DPSK demodulation.
Input and Output Processors
When the transmitter and receiver are operating in QPSK
mode, the data to be transmitted and the received data are
processed in pairs of bits (dibits), one bit for the in-phase
(I) channel and one for the quadrature (Q) channel. Dibits
are transmitted and received as single differentially encoded QPSK symbols. Single-bit I/O data is converted to and
from this format by the Input and Output Processors, accepting TXIN as the serial data to be transmitted and producing RXOUT as the serial data output. If desired, the received data is also available at the RXIOUT and RXQOUT
pins in (I and Q) dibit format prior to dibit-to-serial conversion. While receive timing is derived by the Z87200 Symbol Tracking Processor, transmit timing is provided by the
Input Processor. In BPSK mode, the Input Processor will
generate the TXBITPLS signal once per symbol to request
each bit of data, while in QPSK mode it will generate the
TXBITPLS signal twice per symbol to request the two bits
of data corresponding to each QPSK symbol.
4-14
The differential encoding scheme depends on whether the
modulation format is to be BPSK or QPSK. For DBPSK,
the encoding algorithm is straightforward: output bit(k)
equals input bit(k) ⊕ output bit(k–1), where ⊕ represents
the logical XOR function. For DQPSK, however, the differential encoding algorithm, as shown in Table 2, is more
complex since there are now sixteen possible new states
depending on the four possible previous output states and
four possible new input states.
Table 2. QPSK Differential Encoder Sequence
New Input
IN(I,Q)K
0
0
1
1
0
1
1
0
Previously Encoded OUT(I,Q)K-1
0
0
0
1
1
0
0
0
1
1
0
1
1
1
1
1
1
1
0
0
1
0
0
0
0
Newly Encoded OUT (I,Q)K
1
1
0
1
0
0
1
1
0
0
1
0
0
1
1
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
Transmitter PN Code Generation
When the Z87200 is used for burst signal operation, each
burst is preceded by an Acquisition/Preamble symbol to
facilitate acquisition. This Acquisition/Preamble symbol is
automatically generated by the Z87200’s transmitter before information data symbols are accepted for transmission. Two separate and independent PN codes may be
employed: one for spreading the Acquisition/Preamble
symbol, and one for the subsequent information data symbols. As a result, a much higher processing gain may be
used for signal acquisition than for signal tracking in order
to improve burst acquisition performance.
The Transmitter Acquisition/Preamble and Transmitter
Data Symbol PN code lengths are completely independent
of each other and can be up to 64 chips long. Transmit PN
codes are programmed in the Z87200 as binary code values. The number of Transmitter Chips per Acquisition/Preamble Symbol is set by the value stored in bits 5-0 of address 43H, and the Transmitter Acquisition/Preamble
Symbol Code coefficient values are stored in addresses
44H to 4BH. The number of Transmitter Chips per Data
Symbol is set by the data stored in address 42H, and the
Transmitter Data Symbol Code coefficient values are
stored in addresses 4CH to 53H.
A rising edge of the MTXEN input or of bit 1 of address 37H
causes the Z87200 to begin the transmit sequence by
transmitting a single symbol using the Acquisition/Preamble PN code. The completion of transmission of the Acquisition/Preamble symbol is indicated with TXACQPLS,
while the ongoing transmission of data symbols is signaled
with TXTRKPLS. Data bits to be transmitted after the Acquisition/Preamble symbol are requested with TXBITPLS,
where a single pulse requests data in BPSK mode and two
pulses request data in QPSK mode. The user data symbols are then PN modulated using the Transmitter Data
Symbol PN code.
Table 3. DQPSK Differential Encoder Sequence
I, Q BIts
0
1
1
0
0
0
1
1
Signal
Quadrant
First
Second
Third
Fourth
Quadrant Diagram
2nd
3rd
1st
4th
BPSK/QPSK Modulator
The Z87200 incorporates an on-chip BPSK/QPSK modulator which modulates the encoded and spread transmit
signal with the sine and cosine outputs of the Z87200’s
NCO to generate a digitized I.F. output signal, TXIFOUT70. Since the NCO operates at a rate defined by RXIFCLK,
the BPSK/QPSK modulator output is also generated at this
sampling rate, and, consequently, TXIFCLK must be held
common with RXIFCLK to operate the Z87200’s
BPSK/QPSK Modulator. The digital modulator output signal can then be fed into an external 8-bit DAC (operating
at RXIFCLK) to generate an analog I.F. transmit signal,
where the chosen I.F. is the Z87200’s programmed NCO
frequency or one of its aliases with respect to the output
sampling rate, RXIFCLK. Please note that operation of the
BPSK/QPSK modulator is only specified to 20 MHz; that is,
if RXIFCLK/TXIFCLK is greater than 20 MHz in the system
design, it is recommended that the baseband transmit outputs of the Z87200 be used with an external BPSK/QPSK
modulator.
When the Z87200 is set to transmit in BPSK mode (by setting bit 0 of address 40H high), identical signals are applied
to both the I and Q channels of the modulator so that the
modulated output signal occupies only the first and third
quadrants of the signal space defined in Note that the
modulator itself cannot generate π/4 QPSK signals, but the
Z87200 can receive such signals and can be used with an
external modulator for their transmission.
The PN spreading codes are XORed with the data bits (in
BPSK mode) or bit pairs (in QPSK mode) to transmit one
complete code sequence for every Acquisition/Preamble
and data symbol at all times. The resulting spread I and Q
channel signals are brought out as the TXIOUT and TXQOUT signals for use by an external modulator and are
also fed into the Z87200’s internal on-chip modulator. In
BPSK mode, only TXIOUT is used by the Z87200’s modulator. If an external QPSK modulator is used, the carrier
should be modulated as shown in Table 3 to be compatible
with the Z87200 receiver.
DS96WRL0400
4-15
4
Z87200
Spread-Spectrum Transceiver
Zilog
FUNCTIONAL BLOCKS (Continued)
Frequency Control Register and NCO
The Z87200 incorporates a Numerically Controlled Oscillator (NCO) to synthesize a local oscillator signal for both
the transmitter’s modulator and receiver’s downconverter.
The NCO is clocked by the master receiver clock signal,
RXIFCLK, and generates quadrature outputs with 32-bit
frequency resolution. The NCO frequency is controlled by
the value stored in the 32-bit Frequency Control Register,
occupying 4 bytes at addresses 03H to 06H. To avoid destructive in-band aliasing, the NCO should not be programmed to be greater than 50% of RXIFCLK. As desired
by the user, the output of the Z87200 receiver’s Loop Filter
can then be added or subtracted to adjust the NCO’s frequency control word and create a closed-loop frequency
tracking loop. If the receiver is disabled, either manually or
automatically at the end of a burst, the Loop Filter output
correcting the NCO’s Frequency Control Word is disabled.
When simultaneously operating both the transmitter and
receiver, however, the receiver’s frequency tracking loop
affects the NCO signals to both the receive and transmit
sides, a feature which can either be used to advantage in
the overall system design or must be compensated in the
programming of the Z87200 or in the system design.
Downconverter
The Z87200 incorporates a Quadrature (Single Sideband)
Downconverter which digitally downconverts the sampled
and digitized receive I.F. signal to baseband. Use of the
Loop Filter and the NCO’s built-in frequency tracking loop
permits the received signal to be accurately downconverted to baseband.
The Downconverter includes a complex multiplier in which
the 8-bit receiver input signal is multiplied by the sine and
cosine signals generated by the NCO. In Quadrature Sampling Mode, two ADCs provide quadrature (complex) inputs IIN and QIN, while, in Direct I.F. Sampling Mode, a single ADC provides IIN as a real input. The input signals can
be accepted in either two’s complement or offset binary
formats according to the setting of bit 3 of address 01H. In
Direct I.F. Sampling Mode, the unused RXQIN Q channel
input (QIN) should be held to “zero” according to the ADC
input format selected. The outputs of the Downconverter’s
complex multiplier are then:
IOUT
=
IIN . cos(ωt) – QIN . sin(ωt)
QOUT
=
IIN . sin(ωt) + QIN . cos(ωt)
where ω =
4-16
These outputs are fed into the I and Q channel Integrate
and Dump Filters. The Integrate and Dump Filters allow
the samples from the complex multiplier (at the I.F. sampling rate, the frequency of RXIFCLK) to be integrated over
a number of sample periods. The dump rate of these filters
(the baseband sampling rate) can be controlled either by
an internally generated dump clock or by an external input
signal (RXMSMPL) according to the setting of bit 0 of address 01H. Note that, while the receiver will extract exact
PN and symbol timing information from the received signal, the baseband sampling rate must be twice the nominal
PN chip rate for proper receiver operation and less than or
equal to one-half the frequency of RXIFCLK. If twice the
PN chip rate is a convenient integer sub-multiple of RXIFCLK, then an internal clock can be derived by frequency dividing RXIFCLK according to the divisor stored in bits 5-0
of address 02H; otherwise, an external baseband sampling
clock provided by RXMSMPL must be used.
The I.F. sampling rate, the baseband sampling rate, and
the input signal levels determine the magnitudes of the Integrate and Dump Filters’ accumulator outputs, and a programmable viewport is provided at the outputs of the Integrate and Dump Filters to select the appropriate output bits
as the 3-bit inputs to the PN Matched Filter. The viewport
circuitry here and elsewhere within the Z87200’s receiver
is designed with saturation protection so that extreme values above or below the selected range are limited to the
correct maximum or minimum value for the selected viewport range. Both viewports for the I and Q channels of the
Integrate and Dump Filters are controlled by the values
stored in bits 7-4 of address 01H.
Receiver PN Code Register and PN Matched
Filter
As discussed for the Z87200 transmitter, the Z87200 receiver is designed for burst signal operation in which each
burst begins with a single Acquisition/Preamble symbol
and is then followed by data symbols for information transmittal. Complementing operation of the Z87200’s transmitter, two separate and independent PN codes may be employed in the receiver’s PN Matched Filter, one for
despreading the Acquisition/Preamble symbol, and one for
the information data symbols. The code lengths are completely independent of each other and can be each up to
64 chips long. A block diagram of the PN Matched Filter is
shown in Figure 3.
2πfnco
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
The Z87200 contains a fully programmable 64-tap complex (dual I and Q channel) PN Matched Filter with coefficients which can be set to ±1 or zero according to the contents of either the Acquisition/Preamble or Data Symbol
Code Coefficient Registers. By setting the coefficients of
the end taps of the filter to zero, the effective length of the
filter can be reduced for use with PN codes shorter than 64
bits. Power consumption may also be reduced by turning
off those blocks of 7 taps for which all the coefficients are
zero, using bits 6-0 of address 39H. Each ternary coefficient is stored as a 2-bit number so that a PN code of
length N is stored as N 2-bit non-zero PN coefficients. Note
that, as a convention, throughout this document the first
PN Matched Filter tap encountered by the signal as it enters the I and Q channel tapped delay lines is referred to
as “Tap 0.” Tap 63 is then the last tap of the PN Matched
Filter.
The start of each burst is expected to be a single symbol
PN-spread by the Acquisition/Preamble code. The receiver section of the Z87200 is automatically configured into
acquisition mode so that the Matched Filter Acquisition/Preamble Coefficients stored in addresses 07H to 16H
are used to despread the received signal. Provided that
this symbol is successfully detected, the receiver will automatically switch from acquisition mode, and the Matched
Filter Data Symbol Coefficients stored in addresses 17H to
26H will then be used to despread subsequent symbols.
To allow the system to sample the incoming signal asynchronously (at the I.F. sampling rate) with respect to the
PN spreading rate, the PN Matched Filter is designed to
operate with two signal samples (at the baseband sampling rate) per chip. A front end processor (FEP) operating
on both the I and Q channels averages the incoming data
over each chip period by adding each incoming baseband
sample to the previous one:
FEPOUT = FEPIN (1 + z –1)
4-17
Zilog
After the addition, the output of the FEP is rounded to a 3bit offset 2’s complement word with an effective range of
±3.5 such that the rounding process does not introduce
any bias to the data. The FEP can be disabled by setting
bit 0 of address 27H to 1, but for normal operation the FEP
should be enabled.
The PN Matched Filter computes the cross-correlation between the I and Q channel signals and the locally stored
PN code coefficients at the baseband sampling rate, which
is twice per chip. The 3-bit signals from each tap in the PN
Matched Filter are multiplied by the corresponding coefficient in two parallel tapped delay lines. Each delay line
consists of 64 multipliers which multiply the delayed
3-bit signals by zero or ±1 according to the value of the tap
coefficient. The products from the I and Q tapped delay
lines are added together in the I and Q Adders to form the
sums of the products, representing the complex cross-correlation factor. The correlation I and Q outputs are thus:
n = 63
Output(I, Q)=
Σ Datan(I, Q) * Coefficientn(I, Q)
n=0
These I and Q channel PN Matched Filter outputs are 10bit signals, with I and Q channel programmable viewports
provided to select the appropriate output bits as the 8-bit
inputs to the Power Detector and DPSK Demodulator
blocks. Both I and Q channel viewports are jointly controlled by the data stored in bits 1-0 of address 28H and are
saturation protected.
Two power saving methods are used in the PN Matched
Filter of the Z87200. As discussed previously, the first
method allows power to be shut off in the unused taps of
the PN Matched Filter when the filter length is configured
to be less than 64 taps. The second method is a proprietary technique that (transparently to the user) shuts down
the entire PN Matched Filter during portions of each symbol period.
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
FUNCTIONAL BLOCKS (Continued)
Figure 7. PN Matched Filter
Power Detector
Symbol Tracking Processor
The complex output of the PN Matched Filter is fed into a
Power Detector which, for every cycle of the internal baseband sampling clock, computes the magnitude of the vector of the I and Q channel correlation sums,
The output of the Power Detector Block represents the signal power during each chip period. Ideally, this output will
have a high peak value once per symbol (that is, once per
PN code cycle) when the code sequence of the received
signal in the PN Matched Filter is the same as (and is
aligned in time with) the reference PN code used in the PN
Matched Filter. At that instant, the I and Q channel outputs
of the PN Matched Filter are, theoretically, the optimally
despread I and Q symbols.
I2(K)+Q2(k), where the magnitude is approximated as
Max{Abs(I),Abs(Q)} + 1/2 Min{Abs(I), Abs(Q)}.
This 10-bit value represents the power level of the correlated signal during each chip period and is used in the
Symbol Tracking Processor.
4-18
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
To detect this maximum correlation in each symbol period,
the signal power value is compared against a 10-bit userprogrammable threshold value. A symbol clock pulse is
generated each time the power value exceeds the threshold value to indicate a symbol detect. Since the Acquisition/Preamble symbol and subsequent data symbols can
have different PN codes with different peak correlation values (which depend on the PN code length and code properties), the Z87200 is equipped with two separate threshold registers to store the Acquisition/Preamble Threshold
value (stored in addresses 29H and 2AH) and the Data
Symbol Threshold value (stored in addresses 2BH and
2CH). The device will automatically use the appropriate
value depending on whether it is in acquisition mode or
not.
Since spread-spectrum receivers are frequently designed
to operate under extremely adverse signal-to-noise ratio
conditions, the Z87200 is equipped with a “flywheel circuit”
to enhance the operation of the symbol tracking function
by introducing memory to the PN Matched Filter operation.
This circuit is designed to ignore false detects at inappropriate times in each symbol period and to insert a symbol
clock pulse at the appropriate time if the symbol detection
is missed. The flywheel circuit operates by its a priori
knowledge of when the next detect pulse is expected. A
priori, the expected pulse will occur one symbol period after the last correctly detected one, and a window of ±1
baseband sample time is therefore used to gate the detect
pulse. Any detects generated outside this time window are
ignored, while a symbol detect pulse will be inserted into
the symbol clock stream if the power level does not exceed
the threshold within the window, corresponding to a
missed detect. An inserted symbol detect signal will be
generated precisely one symbol after the last valid detect,
the nominal symbol length being determined by the value
of Rx Chips Per Data Symbol stored in address 2DH.
The cross-correlation characteristics of a noisy received
signal with the noise-free local PN code used in the
Z87200’s PN Matched Filter may result in “smearing” of
the peak power value over adjacent chip periods. Such
smearing can result in two or three consecutive power values (typically, the on-time and one-sample early and late
values) exceeding the threshold. A maximum power selector circuit is incorporated in the Z87200 to choose the highest of any three consecutive power levels each time this
occurs, thereby enhancing the probability that the optimum
symbol timing will be chosen in such cases. If desired, this
function can be disabled by setting bit 3 of address 30H
high.
The Z87200 also includes a circuit to keep track of missed
detects; that is, those cases where no peak power level exceeds the set threshold. An excessively high rate of
missed detects is an indication of poor signal quality and
can be used to abort the reception of a burst of data. The
number of symbols expected in each receive burst, up to a
DS96WRL0400
maximum of 65,533, is stored in addresses 2EH and 30H.
A counter is used to count the number of missed detects in
each burst, and the system can be configured to automatically abort a burst and return to acquisition mode if this
number exceeds the Missed Detects per Burst Threshold
value stored in address 2FH. Under normal operating conditions, the Z87200 will automatically return to acquisition
mode when the number of symbols processed in the burst
is equal to the value of the data stored in address 2EH and
30H. To permit the processing of longer bursts or continuous data, this function can be disabled by setting bit 6 of
address 30H high.
Differential Demodulator
Both DPSK demodulation and carrier discrimination are
supported in the Z87200 receiver by the calculation of
“Dot” and “Cross” products using the despread I and Q
channel information generated by the PN Matched Filter
for the current and previous symbols. A block diagram of
the DPSK Demodulator’s I and Q channel processing is
shown in Let Ik and Qk represent the I and Q channel outputs, respectively, for the kth symbol. The Dot and Cross
products can then be defined as:
Dot(k)
= Ik Ik-1 + Qk Qk-1; and,
Cross(k) = Qk Ik-1 - Ik Qk-1.
Examination of these products in the complex plane reveals that the Dot and Cross products are the real and
imaginary results, respectively, of complex multiplication
of the current and previous symbols. The Dot product
alone thus allows determination of the phase shift between
successive BPSK symbols, while the Dot and Cross products together allow determination of the integer number of
π/2 phase shifts between successive QPSK symbols. Differential encoding of the source data implies that an absolute phase reference is not required, and thus knowledge
of the phase shift between successive symbols derived
from the Dot and Cross products unambiguously permits
correct demodulation.
Implementation of this approach is simplified if the polarities (the signs) alone of the Dot and Cross products provide the information required to make the correct symbol
decision. For BPSK and π/4 QPSK signals, no modifications are needed: in BPSK, the sign of the Dot product fully
captures the signal constellation, while, in π/4 QPSK, the
signal constellation intrinsically includes the phase rotation
needed to align the decision boundaries with the four possible combinations of the Dot and Cross product polarities.
For QPSK signals, a fixed phase rotation of π/4 (45°) is introduced in the DPSK Demodulator to the previous symbol
to simplify the decision algorithm. Rotation of the previous
symbol is controlled by the settings of bits 0 and 1 of address 33H, allowing the previous symbol to be rotated by
0° or ±45°. As noted, for BPSK or π/4 QPSK signals, a rotation of 0° should be programmed, but, for QPSK signals,
4-19
4
Z87200
Spread-Spectrum Transceiver
Zilog
FUNCTIONAL BLOCKS (Continued)
a –45° signal rotation must be programmed to optimize the
constellation boundaries in the comparison process between successive symbols. Note also that introduction of a
±45° rotation introduces a scaling factor of 1/√2 to the sig-
nal level in the system as discussed in Theory of Operation, where this factor should be taken into account when
calculating optimum signal levels and viewport settings after the DPSK Demodulator
Figure 8. DPSK Demodulator I and Q Channel Processing
Frequency Discriminator and Loop Filter
The Frequency Discriminator uses the Dot and Cross
products discussed above to generate the AFC signal for
the frequency acquisition and tracking loop, as illustrated
in The specific algorithm used depends on the signal modulation type and is controlled by the setting of bit 2 of address 33H. When bit 2 is set low, the Frequency Discriminator circuit is in BPSK mode and the following algorithm
is used to compute the Frequency Discriminator (FD) function:
FD = Cross x Sign[Dot],
where Sign[.] represents the polarity of the argument.
When bit 2 is set high, the discriminator circuitry is in
QPSK mode and the carrier discriminator function is instead calculated as:
FD = (Cross x Sign[Dot]) – (Dot x Sign[Cross]).
In both cases, the Frequency Discriminator function provides an error signal that reflects the change in phase between successive symbols. With the symbol period known,
the error signal can equivalently be seen as a frequency
error signal. As a practical matter, the computation of the
Frequency Discriminator function results in a 17-bit signal,
and a programmable saturation protected viewport is provided to select the desired output bits as the 8-bit input to
the Loop Filter Block. The viewport is controlled by the value stored in bits 7-4 of address 33H.
The Loop Filter is implemented with a direct gain (K1) path
and an integrated or accumulated (K2) path to filter the
Frequency Discriminator error signal and correct the frequency tracking of the Downconverter. The order of the
Loop Filter transfer function can be set by enabling or disabling the K1 and K2 paths, and the coefficient values can
be adjusted in powers of 2 from 20 to 221. The Loop Filter
transfer function is:
Transfer Fn. = K1 + 1/4 K2
4-20
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
The factor of 1/4 results from truncation of the 2 LSBs of
the signal in the integrator path of the loop so that, when
added to the signal in the direct path, the LSBs of the signals are aligned. The coefficients K1 and K2 are defined by
the data stored in bits 4-0 of addresses 35H and 34H, re-
spectively. In addition, bit 5 of addresses 35H and 34H control whether the K1 and K2 paths, respectively, are enabled. These parameters thus give the user full control of
the Loop Filter characteristics.
Figure 9. Frequency Discriminator and Loop Filter Detail
RXIIN7-0 (Pins 91-98)
Receiver In-Phase Input. RXIIN is an 8-bit input port for
in-phase data from external A/D converters. Data may be
received in either two’s complement or offset binary format
as selected by bit 3 of address 01H. The sampling rate of
the RXIIN signals (the I.F. sampling rate of the A/Ds) may
be independent of the baseband sampling rate (the Downconverter integrate and dump rate) and the PN chip rate,
but must be equal to RXIFCLK and at least two times
greater than the baseband sampling rate. Since the baseband sampling rate must be set at twice the PN chip rate,
the I.F. sampling rate must thus be at least four times the
PN chip rate. Data on the pins is latched and processed by
RXIFCLK.
DS96WRL0400
RXQIN7-0 (Pins 2-9)
Receiver Quadrature-Phase Input. RXQIN is an 8-bit input port for quadrature-phase data from external A/D converters. Data may be received in either two’s complement
or offset binary format as selected by bit 3 of address 01H.
As with RXIIN, the sampling rate of the RXQIN signals may
be independent of the baseband sampling and PN chip
rates in the receiver, but must be at least two times greater
than the baseband sample rate (or, equivalently, at least
four times greater than the PN chip rate). Data on the pins
is latched and processed by RXIFCLK.
4-21
4
Z87200
Spread-Spectrum Transceiver
Zilog
FUNCTIONAL BLOCKS (Continued)
Note that if the Z87200 is to be used in Direct I.F. Sampling
Mode, then the I.F. signal should be input to the RXIIN input port only. RXQIN must then be held to arithmetic zero
according to the chosen ADC format as selected by bit 3
of address 01H. In other words, to support Direct I.F. Sampling, RXQIN must be tied to a value of 127 or 128 if offset
binary input format has been selected or to a value of 0 if
two’s complement input format has been selected.
RXMSMPL (Pin 84)
Receiver Manual Sample Clock. RXMSMPL enables the
user to externally generate (independent of the I.F. sampling clock, RXIFCLK) the baseband sampling clock used
for all processing after the digital downconverter, including
the dump rate of the Integrate and Dump filters. This feature is useful in cases where a specific baseband sample
rate is required that may not be derived by the internal
sample rate timing generator which generates clock signals at integer sub-multiples of RXIFCLK. The signal is internally synchronized to RXIFCLK to avoid intrinsic race or
hazard timing conditions. There must be at least two cycles of RXIFCLK to every cycle of RXMSMPL, and
RXMSMPL should be set to twice the nominal receive PN
chip rate.
When bit 0 of address 01H is set high, a rising edge on
RXMSMPL will initiate a baseband sampling clock pulse to
the Integrate and Dump filters and subsequent circuitry
(e.g., PN Matched Filter, DPSK Demodulator, Power Estimator, etc.). The rising edge of RXMSMPL is synchronized
internally so that, on the second rising edge of RXIFCLK
that follows the rising edge of RXMSMPL, a pulse is internally generated that clocks the circuitry that follows. On the
third rising RXIFCLK edge, the contents of the Integrate
and Dump Filters of the Downconverter are transferred to
the PN Matched Filter. The extra one RXIFCLK delay before transfer of the contents of the filters enables the internally generated baseband sampling clock to be free of
race conditions at the interface between the Downconverter and PN Matched Filter.
RXMDET (Pin 88)
Receiver Manual Detect. RXMDET enables the user to
externally generate symbol timing, bypassing and overriding the internal symbol power estimation and tracking circuitry. This function may be useful when the dynamic characteristics of the transmission environment require
unusual adjustments to the symbol timing.
When bit 0 of address 30H is set high (Manual Detect Enable) and when bit 0 of address 31H is set low, a rising
edge of RXMDET will generate a symbol correlation detect
pulse. The function can also be performed by means of bit
0 of address 31H. The RXMDET input and bit 0 of address
31H are logically ORed together so that, when either one
is held low, a rising edge on the other triggers the manual
4-22
detect function. The rising edge of RXMDET is synchronized internally so that, on the second rising edge of the
baseband sampling clock that follows the rising edge of
RXMDET, the correlated outputs of the PN Matched Filter
I and Q channels will be transferred to the DPSK demodulator.
RXMABRT (Pin 87)
Receiver Manual Abort. RXMABRT enables the user to
manually force the Z87200 to cease reception of the current burst of data symbols and prepare for acquisition of a
new burst. This function can be used to reset the receiver
and prepare to receive a priority transmission signal under
precise timing control, giving the user the ability to control
the current status of the receiver for reasons of priority, signal integrity, etc.
When bit 0 of address 32H is set low, a rising edge on
RXMABRT will execute the abort function. The function
can also be performed under microprocessor control by
means of bit 0 of address 32H. The RXMABRT input and
bit 0 of address 32H are logically ORed together so that,
when either one is held low, a rising edge on the other triggers the abort function. The second rising edge of the
baseband sampling clock that follows a rising edge of
RXMABRT will execute the abort and also clear the symbols-per-burst, samples-per-symbol, and missed-detectsper-burst counters. The counters will be reactivated on the
detection of the next burst preamble or by a manual detect
signal.
RXIFCLK (Pin 12)
Receiver I.F. Clock. RXIFCLK is the master clock of the
NCO and all the receiver blocks. All clocks in the receiver
section and the NCO, internal or external, are generated or
synchronized internally to the rising edge of RXIFCLK. The
frequency of RXIFCLK must be at least four times the PN
chip rate of the received signal. When bit 0 of address 01H
is set low, the baseband sampling clock, required to be at
twice the nominal PN chip rate, will be derived from RXIFCLK according to the setting of bits 5-0 of address 02H.
MNCOEN (Pin 86)
Manual NCO Enable. MNCOEN allows the power consumed by the operation of the NCO circuitry to be minimized when the Z87200 is not receiving and not transmitting data. The NCO can also be disabled while the Z87200
is transmitting as long as the Z87200’s on-chip
BPSK/QPSK modulator is not being used. With the instantaneous acquisition properties of the PN Matched Filter, it
is often desirable to shut down the receiver circuitry to reduce power consumption, resuming reception periodically
until an Acquisition/Preamble symbol is acquired. Setting
MNCOEN low holds the NCO in a reset state; setting MNCOEN high then reactivates the NCO, where it is necessary to then reload the frequency control word into the
DS96WRL0400
Zilog
NCO. Note that MNCOEN operates independently of
MTXEN and MRXEN, where those pins have similar control over the transmit and receive circuitry, respectively.
MNCOEN performs the same function as bit 0 of address
37H, and these two signals are logically ORed together to
form the overall control function. When bit 0 of address 37H
is set low, MNCOEN controls the activity of the NCO circuitry; when MNCOEN is set low, bit 0 of address 37H controls the activity of the NCO circuitry. When either bit 0 or
MNCOEN (whichever is in control, as defined above) goes
low, a reset sequence occurs on the following RXIFCLK
cycle to effectively disable all of the NCO circuitry, although the user programmable control registers are not affected by this power down sequence.
Upon reactivation (when either MNCOEN or bit 0 of address 37H return high), the NCO must be reloaded with frequency control information either by means of the MFLD
input or by writing 01H into address 00H.
MTXEN (Pin 17)
Manual Transmitter Enable. A rising edge on MTXEN
causes the transmit sequence to begin, where the Z87200
first transmits a single Acquisition/Preamble symbol followed by data symbols. MTXEN should be set low after the
last symbol has been transmitted. When MTXEN is set
low, power consumption of the transmitter circuit is minimized. MTXEN operates independently of MRXEN and
MNCOEN, where these signals have similar control over
the receive and NCO circuitry, respectively.
MTXEN performs the same function as bit 1 of address
37H. and these two signals are logically ORed together to
form the overall control function. When bit 1 of address 37H
is set low, MTXEN controls the activity of the transmitter
circuitry, and, when MTXEN is set low, bit 1 of address 37H
controls the activity of the transmitter circuitry. A rising
edge on either MTXEN or bit 1 (whichever is in control, as
defined above) initiates a transmit sequence. A falling
edge initiates a reset sequence on the following TXIFCLK
cycle to disable all of the transmitter data path, although
the user programmable control registers are not affected
by the power down sequence.
MRXEN (Pin 10)
Manual Receiver Enable. MRXEN allows power consumption of the Z87200 receiver circuitry to be minimized
when the device is not receiving. With the instantaneous
acquisition properties of the PN Matched Filter, it is often
desirable to shut down the receiver circuitry to reduce power consumption, resuming reception periodically until an
Acquisition/Preamble symbol is acquired. Setting MRXEN
low reduces the power consumption substantially. When
MRXEN is set high, the receiver will automatically power
up in acquisition mode regardless of its prior state when it
was powered down. MRXEN operates independently of
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
MTXEN and MNCOEN, where these signals have similar
control over the transmit and NCO circuitry, respectively.
MRXEN performs the same function as bit 2 of address
37H, and these two signals are logically ORed together to
form the overall control function. When bit 2 of address 37H
is set low, MRXEN controls the activity of the receiver circuitry and, when MRXEN is set low, bit 2 of address 37H
controls the activity of the receiver circuitry. When either
MRXEN or bit 2 (whichever is in control, as defined above)
goes low, a reset sequence begins on the following RXIFCLK cycle and continues through a total of six RXIFCLK
cycles to virtually disable all of the receiver data paths. The
user-programmable control registers are not affected by
the power-down sequence, with the exception of
RXTEST7-0 Function Select (address 38H), which is reset
to 0. If the RXTEST7-0 bus is being used to read any function other than the PN Matched Filter I and Q inputs, the
value required must be rewritten after re-enabling the receiver.
TXIN (Pin 18)
Transmit Input. TXIN supports input of the information
data to be transmitted by the Z87200. In BPSK mode, the
transmitter requires one bit per symbol period; in QPSK
mode, two bits are required per symbol period.
To initiate and enable transmission of the data, the user
must raise MTXEN high. Data for transmission is requested with TXBITPLS, where one or two pulses per symbol
are generated depending on whether the device is in
BPSK or QPSK mode as set by bit 0 of address 40H. To allow monitoring of the state of the transmitter, the Z87200
will pulse TXACQPLS after the initial Acquisition/Preamble
symbol is transmitted; the transmission of each subsequent symbol is indicated by pulses of TXTRKPLS.
If programmed for BPSK mode, data is requested by the
Z87200 by a rising edge of output signal TXBITPLS, where
TKBITPLS is generated once per symbol, one chip period
before the end of the current symbol. At the end of the symbol duration, the TXIN data is latched into the device. TXBITPLS falls low immediately following the rising edge of
TXIFCLK, which latches the TXIN value, and is generated
repeatedly at the symbol rate as long as the input signal
MTXEN remains high.
In QPSK mode, data is requested by the Z87200 by a rising edge of output signal TXBITPLS, where this signal is
generated twice per symbol, first one chip period before
the middle of the symbol and then one chip period before
the end of the symbol. TXBITPLS requests the data exactly one chip cycle before latching the TXIN data into the device. TXBITPLS falls low immediately following the rising
edge of TXIFCLK, which latches the TXIN value.
4-23
4
Z87200
Spread-Spectrum Transceiver
Zilog
FUNCTIONAL BLOCKS (Continued)
TXMCHP (Pin 19)
Transmit Manual Chip Pulse. TXMCHP enables the user
to provide the PN chip rate clock pulses from an external
source. This feature is useful in cases where a specific
chip rate is required that cannot be derived by the internal
clock generator which generates clocks of integer submultiples of TXIFCLK. The signal is internally synchronized to TXIFCLK to avoid intrinsic race or hazard timing
conditions.
When bit 2 of address 40H is set high, a rising edge on
TXMCHP will generate the chip clock to the differential encoder and the following circuitry (Acquisition/Preamble
and Data Symbol PN spreaders, etc.). The rising edge of
TXMCHP is synchronized internally so that, on the third
rising edge of TXIFCLK following the rising edge of TXMCHP, the PN code combined with the differentially encoded signal will change, generating the next chip.
TXIFCLK (Pin 14)
Transmitter I.F. Clock. TXIFCLK is the master clock of
the transmitter. All transmitter clocks, internal or external,
are generated or synchronized internally to the rising edge
of TXIFCLK. The rate of TXIFCLK must be at least twice
the transmit PN chip rate. It may be convenient to use the
same external signal for both TXIFCLK and RXIFCLK, in
which case the frequency of TXIFCLK will be at least four
times the PN chip rate as required for RXIFCLK. Moreover,
if the Z87200’s on-chip BPSK/QPSK Modulator is to be
used, TXIFCLK and RXIFCLK must be identical and
should not exceed 20 MHz.
MFLD (Pin 85)
Manual Frequency Load. MFLD is used to load a frequency control value into the NCO. The NCO may be loaded in various ways, but MFLD provides a synchronized external method of updating the NCO, while the other
methods involve setting bit 0 of address 00H or using the
programmable loop filter timing circuitry. MFLD is internally synchronized to RXIFCLK to avoid internal race or hazard timing conditions.
The MFLD input and bit 0 of address 00H are logically
ORed together so that, when either one is held low, a rising
edge on the other triggers the frequency load function
manually. The rising edge of MFLD is synchronized internally so that, on the sixth following rising edge of RXIFCLK, the frequency control word is completely registered
into the NCO accumulator. The frequency load command
must not be repeated until the six RXIFCLK cycle delay is
completed.
4-24
/WR (Pin 28)
Write Bar. /WR is used to latch user-configurable information into the control registers. It is important to note that the
control registers are transparent latches while /WR is set
low. The information will be latched when /WR returns
high. DATA7-0 and ADDR6-0 should be stable while /WR is
set low in order to avoid undesirable effects.
DATA7-0 (Pins 20-27)
Data Bus. DATA7-0 is an 8-bit microprocessor interface
bus that provides access to all internal control register inputs for programming. DATA7-0 is used in conjunction with
the ADDR6-0 and /WR signals to set the values of the control registers.
ADDR6-0 (Pins 32-38)
Address Bus. ADDR6-0 is a 7-bit address bus that selects
the control register location into which the information provided on the DATA7-0 bus will be written. ADDR6-0 is used
in conjunction with /WR and DATA7-0 to write the information into the registers.
/CSEL (Pin 29)
Chip Select Bar. /CSEL is provided to enable or disable
the microprocessor operation of the Z87200. When /CSEL
is set high, the ADDR6-0 and /WR become disabled and
have no effect on the device. When /CSEL is set low, the
device is in its normal mode of operation and ADDR6-0 and
/WR are active.
/OEN (Pin 49)
Output Enable Bar. /OEN is provided to enable or disable
the RXTEST7-0 output bus. When /OEN is set high, the
RXTEST7-0 bus will have a high impedance, allowing it to
be connected to other busses, such as DATA7-0. When
/OEN is set low, the RXTEST7-0 bus will be active, allowing
the RXTEST function selected to be accessed.
/RESET (Pin 16)
Reset Bar. /RESET is the master reset of the Z87200,
clearing the control registers as well as the contents within
the receiver, transmitter, and NCO data paths when it is
set low. Setting /RESET high enables operation of the circuitry.
DS96WRL0400
Zilog
Z87200
Spread-Spectrum Transceiver
OUTPUT SIGNALS
TXIOUT (Pin 77)
Transmitter In-Phase Output. TXIOUT is the in-phase
output transmission signal that has been differentially encoded and PN spread. TXIOUT changes on the rising
edge of TXIFCLK following the falling edge of TXCHPPLS.
TXQOUT (Pin 76)
Transmitter Quadrature-Phase Output. TXQOUT is the
quadrature-phase output transmission signal that has
been differentially encoded and PN spread. TXQOUT
changes on the rising edge of TXIFCLK following the falling edge of TXCHPPLS.
TXIFOUT7-0 (Pins 66-73)
Transmitter I.F. Output. TXIFOUT7-0 is the modulated
transmit output signal from the on-chip BPSK/QPSK modulator. The signal is composed of the sum of the modulated TXIOUT and TXQOUT signals, modulated by the NCO
cosine and sine outputs, respectively. Since the modulator
is driven by the Z87200’s NCO, TXIFOUT 7-0 changes on
the rising edges of RXIFCLK, and operation of the
BPSK/QPSK modulator requires that RXIFCLK and TXIFCLK be identical and their common frequency not exceed
20 MHz. TXIFOUT7-0 may be in either two’s complement
or offset binary format according to the setting of bit 1 of
address 40H.
TXACQPLS (Pin 60)
Transmitter Acquisition Pulse. TXACQPLS is an output
signal generated at the final chip of the Acquisition/Preamble symbol. The Acquisition/Preamble symbol is generated automatically by the Z87200 upon user command (either via bit 1 of address 37H or MTXEN input) and
immediately precedes transmission of user data. TXACQPLS is then provided to the user to indicate when the final
chip of the Acquisition/Preamble symbol is being transmitted.
TXBITPLS (Pin 63)
Transmitter Bit Pulse. TXBITPLS is an output signal
used to support transmission timing of user data for either
BPSK or QPSK modes, as programmed by bit 0 of 40H.
In BPSK mode, user-provided data is requested by the
Z87200 by a rising edge of TXBITPLS once per symbol.
TXBITPLS requests the data one chip period before the
TXIN data is latched into the device, and TXBITPLS falls
low immediately following the rising edge of TXIFCLK,
where TXIFCLK latches the TXIN value.
In QPSK mode, user-provided data is requested by the
Z87200 by a rising edge of output signal TXBITPLS which
occurs twice per symbol, first one chip period before the
middle of the symbol and then one chip period before the
end of the symbol. TXBITPLS requests the data exactly
one chip cycle period before the TXIN data is latched into
DS96WRL0400
the device. TXBITPLS falls low immediately following the
rising edge of TXIFCLK, where TXIFCLK latches the TXIN
value.
In both BPSK and QPSK modes, the data must be valid on
the second rising edge of TXIFCLK after the rising edge of
TXBITPLS.
TXCHPPLS (Pin 62)
Transmitter Chip Pulse. TXCHPPLS is an output signal
used to support transmission timing for the device. TXCHPPLS pulses high for one TXIFCLK cycle at the PN chip
rate defined by the user. The chip rate is set either by programming a value in bits 5-0 of address 41H or through use
of the external TXMCHP signal.
TXTRKPLS (Pin 61)
Transmitter Data Track Pulse. TXTRKPLS is an output
signal that allows monitoring of data symbol transmissions. A rising edge of output signal TXTRKPLS occurs
one chip period before the end of the current data symbol
transmission. TXTRKPLS then falls low immediately following the rising edge of TXIFCLK.
TXACTIVE (Pin 78)
Transmitter Active. A high level on TXACTIVE indicates
that the transmitter is sending data symbols. This signal
will be set high at the end of the Acquisition/Preamble symbol, indicating the start of the first chip of the first data symbol at the TXIOUT and TXQOUT pins. It will be set low at
the end of the last chip period of the last data symbol of the
burst at the TXIOUT and TXQOUT pins.
RXOUT (Pin 57)
Receiver Output. RXOUT is the output data of the receiver following downconversion, despreading and demodulation. In BPSK mode, one data bit is provided per symbol;
in QPSK mode, two data bits are provided per symbol with
a half-symbol separation between the bits. Note that, when
the Z87200 is operated in burst mode, the data will be invalid during the first symbol of each burst; that is, in BPSK
mode the first bit will be invalid, and in QPSK mode the first
two bits will be invalid.
RXIOUT (Pin 56)
Receiver I Channel Output. RXIOUT is the I channel output data before dibit-to-serial conversion. RXIOUT can be
used in conjunction with the RXQOUT signal in applications where the QPSK output data is required as parallel
bit pairs. Note that, when the Z87200 is operated in burst
mode, the first bit of RXIOUT in each burst will be invalid
RXQOUT (Pin 55).
Receiver Q Channel Output. RXQOUT is the Q channel
output data before dibit-to-serial conversion. RXQOUT
can be used in conjunction with the RXIOUT signal in applications where the QPSK data is required as parallel bit
4-25
4
Z87200
Spread-Spectrum Transceiver
Zilog
OUTPUT SIGNALS (Continued)
pairs. Note that, when the Z87200 is operated in burst
mode, the first bit of RXQOUT in each burst will be invalid.
/RXDRDY (Pin 54)
Receiver Data Ready Bar. /RXDRDY is provided as a receiver timing signal. /RXDRDY is normally set high and
pulses low during the baseband sampling clock cycle
when a new RXOUT signal is generated.
RXSPLPLS (Pin 53)
Receiver Sample Pulse. RXSPLPLS is an output timing
signal that provides internal timing information to the user.
RXSPLPLS is the internally generated baseband sampling
clock, referenced either externally or internally according
to the setting of bit 0 of address 01H. All receiver functions,
excluding those in the Downconverter, trigger internally on
the rising edge of RXSPLPLS.
RXSYMPLS (Pin 52)
Receiver Symbol Pulse. RXSYMPLS is an output signal
that provides the user internal timing information relative to
the detection/correlation of symbols. Symbol information
from the PN Matched Filter, DPSK Demodulator, and Output Processor is transferred on the rising edge of RXSPLPLS preceding the falling edge of RXSYMPLS.
RXACTIVE (Pin 83)
Receiver Active. A high level on RXACTIVE indicates that
the receiver has detected an Acquisition/Preamble symbol
and is currently receiving data symbols. RXACTIVE will be
set high one bit period before the first rising edge of
/RXDRDY, indicating that the first data bit is about to appear at the RXOUT, RXIOUT, and RXQOUT pins. RXACTIVE will be set low immediately following the last rising
edge of /RXDRDY, indicating that the last data bit of the
burst has been output at the RXOUT, RXIOUT, and RXQOUT pins. RXTEST7-0 (Pins 41-48)
These pins provide access to 16 test points within the receiver as shown in The pin outputs are selected according
to the value in bits 3-0 of address 38H and the assignments
shown in When one of these 4-bit values is written into address 38H, the corresponding function becomes available
at the RXTEST7-0 outputs. The RXTEST7-0 bus is a tristate bus and is controlled by the OEN input. Note that the
validity of the RXTEST7-0 outputs at RXIFCLK speeds
greater than 20 MHz is dependent on the output selected:
outputs that change more rapidly than once per symbol
may be indeterminate.
Table 4. Receiver Test Functions
RXTEST7-0 Output
Bits 3-0 of 38H
0H
1H
2H
4-26
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
MFQIN 2-0 Matched Filter Q Input
Bit 2
Bit 1
Bit 0
MFIN2-0 Matched Filter I Input
Pk-Power9-2 MF Peak Magnitude Output (Changes Once Per Symbol)
COS7-0 Cosine Output of NCO (Changes Every Cycle of RXIFCLK)
3H
SIN7-0 Sine Output of NCO (Changes Every Cycle of RXIFCLK)
4H
DCIOUT16-9 Downconverter I Channel Output (Changes at RXIFCLK Rate)
5H
DCQOUT16-9 Downcounter Q Output (Changes at RXIFCLK Rate)
6H
ISUM 9-2 Matched Filter I Output (Changes Twice Per Chip)
7H
QSUM9-2 Matched Filter Q Output (Changes Twice Per Chip)
8H
POWER9-2 MF Magnitude Output (Changes Twice Per Chip)
9H
ISUM7-0 MF Viewpoint I Output (Changes Twice Per Chip)
AH
QSUM7-0 MF Viewpoint Q Output (Changes Twice Per Chip)
BH
Pk-ISUM7-0 MF Peak I Channel Output (Changes Once Per Symbol)
CH
Pk-QSUM7-0 MF Peak Q Channel Output (Changes Once Per Symbol)
DH
DOT16-9 Dot Product (Changes Once Per Symbol)
EH
CROSS16-9 Cross Product (Changes Once Per Symbol)
FH
TXFBK7-0 Loopback Test Output
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
All signals available at this port, with one exception, are expressed as two’s complement values, ranging from –128
to +127 (80H to 7FH). The PN Matched Filter power output
values, available when the value in bits 3-0 of address 38H
is set to either 1H or 8H, is an unsigned binary number,
ranging from 0 to 255 (0H to FFH).
The reset sequence that occurs when the receiver is disabled will also reset the contents of address 38H to a value
of 0. If the RXTEST7-0 bus is to be used to observe any
function other than the PN Matched Filter I and Q inputs,
then the appropriate value must be rewritten.
TXTEST (Pin 59)
Transmitter Test Output. TXTEST provides access to 3
test points within the transmitter as shown in The pin output is selected according to the state of the two least significant bits of the address line, ADDR1-0 and the assignments shown in Table 5. Note that this method of
accessing the transmitter test points is completely different
than the method by which the receiver test points are accessed. The state of the other address lines does not affect this function, and this function is always enabled. The
availability of TXTEST output signals is only supported for
TXIFCLK speeds less than 20 MHz; output with clock
speeds greater than 20 MHz will be indeterminate.
Table 5. Transmitter Test Functions
ADDR1-0
TXTEST
Description
0H
ISM
Unspread I Symbol
1H
QSYM
Unspread Q Symbol
2H
SCODE
Spreading Code
Figure 10. Transmitter and Receiver Test Points
DS96WRL0400
4-27
4
Z87200
Spread-Spectrum Transceiver
Zilog
CONTROL REGISTERS
Setting the Control Registers
The majority of the Z87200 control registers are completely independent and can be set or modified in any order.
Two exceptions, however, exist:
■
■
First, any time that the NCO is disabled, either through
use of pin MNCOEN or bit 0 of address 37H, the
frequency control word must be reloaded, either through
use of pin MFLD or bit 0 of address 00H, once the NCO
is re-enabled.
Second, setting bit 2 of address 37H to zero to disable
the receiver will also cause the data in address 38H to be
set to zero, thereby possibly changing the receiver test
point(s) that will be observed on the RXTEST pins.
Address 38H must be loaded with its desired value after
bit 2 of address 37H is again set to 1.
Downconverter Registers
Address 00H:
Bit 0 — Frequency Control Word Load
This bit is used to load a frequency control value into the
NCO, thereby changing its output frequency. The signal is
internally synchronized to RXIFCLK to avoid intrinsic race
or hazard timing conditions.
The loading of the NCO may be performed by various
means. Setting this bit provides a synchronized internal
means to control update of the NCO. Alternatively, the
MFLD pin or the Z87200’s programmable loop filter timing
circuitry may be used.
The MFLD input and bit 0 of address 00H are logically
ORed together so that, when either one is held low, a rising
edge on the other triggers the frequency load function
manually. The rising edge of this bit is synchronized internally so that, on the following sixth rising edge of RXIFCLK, the frequency control word is completely registered
into the NCO accumulator. The frequency load command
must not be repeated until after a delay of six RXIFCLK cycles.
Address 01H:
Bit 0 — Manual Sample Clock Enable
This bit selects the source of the internal baseband sampling clock, which should be at twice the nominal PN chip
rate. The clock reference may be either supplied externally
by RXMSMPL or generated internally from RXIFCLK.
4-28
When this bit is set high, the baseband sampling rate of the
receiver is controlled by the external RXMSMPL signal.
When it is set low, the sampling clock is generated internally (at a rate determined by the Sample Rate Control
counter and set by bits 5-0 of address 02H) and the
RXMSMPL input is ignored.
Bit 1 — Invert Loop Filter Value
This bit allows the sign of the output signal from the loop
filter to be inverted, thereby negating the value of the signal. The capability to invert the loop filter value permits the
carrier frequency error component generated in the demodulator to be either added to or subtracted from the Frequency Control Word of the NCO. The correct setting will
depend on several factors, including whether high-side or
low-side downconversion is used.
When this bit is set low, the loop filter output is negated before being summed with the Frequency Control Word of
the NCO and is thus subtracted from the FCW; when this
bit is set high, the loop filter output is not negated and is
added to the FCW.
Bit 2 — NCO Accumulator Carry In
This bit is primarily used as an internal test function and
should be set low for normal operation. When this bit is set
high, 1 LSB is added to the NCO accumulator each clock
cycle. When it is set low, the NCO accumulator is not affected.
Bit 3 — Two’s Complement Input
The RXIIN7-0 and RXQIN7-0 input signals can be in either
two’s complement or offset binary formats. Since all internal processing in the device operates with two’s complement format signals, it is necessary to convert the RXIIN70 and RXQIN7-0 inputs in offset binary format to two’s complement format by inverting the MSBs.
When this bit is set high, the device expects two’s complement format inputs on RXIIN7-0 and RXQIN7-0. When it is
set low, the device expects offset binary format on RXIIN70 and RXQIN7-0. In two’s complement format, the 8-bit input values range from –128 to +127 (80H to 7FH); in offset
binary format, the values range from 0 to +255 (00H to
FFH).
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
Bits 7-4 — Integrate and Dump Filter Viewport Control
The Z87200 incorporates viewport (data selector) circuitry
to select any three consecutive bits from the 14-bit output
of the Integrate and Dump (I & D) Filters in the Downconverter block as the 3-bit inputs to the dual-channel PN
Matched Filter. The signal levels of the Integrate and
Dump Filter I and Q outputs reflect the input signal levels
and the number of samples integrated before the filter contents are “dumped,” where the number of samples is determined by the baseband sampling rate (nominally, twice the
PN chip rate) and the I.F. sampling rate (RXIFCLK). Setting the viewport thus effectively normalizes the I & D Filter
outputs before further processing. The unsigned value, n,
of bits 7-4 of address 01H determines the 3-bit inputs to the
PN Matched Filter as the14-bit I & D Filter outputs divided
by 2n. Equivalently, bits 7-4 control the viewport of the Integrate and Dump Filter outputs as shown in Note that
viewport control affects both I and Q channels of the Integrate and Dump Filters.
fRXIFCLK, an external baseband sampling rate can be provided by the RXMSMPL input.
Addresses 03H through 06H:
NCO Frequency Control Word
The Z87200’s internal NCO is driven by a frequency control word that is the sum of the frequency discriminator error value (generated in the demodulator) and the 32-bit frequency control word (FCW) stored in this location. The four
8-bit registers at addresses 03H to 06H are used to store
the 32-bit frequency control word as shown in The LSB of
each byte is stored in bit 0 of each register.
Table 7. Integrate & Dump Filter Viewport Control
ADDR06H
ADDR 05H
ADDR04H
ADDR03H
Bits 31-24
Bits 23-16
Bits 15-8
Bits 7-0
The NCO frequency is then set by the FCW according to
the following formula:
Table 6. Integrate & Dump Filter Viewport Control
Bits 7-4
I & D Bits Output to Matched Filter
0H
2-0
1H
3-1
2H
4-2
3H
5-3
•••
•••
AH
•••
•••
12-10
BH
13-11
Saturation protection is implemented for those cases when
the Integrate and Dump Filter output signal level overflows
the scaled range selected for the PN Matched Filter. When
the scaled value range is exceeded, the saturation protection limits the output word to the maximum or minimum value of the range according to whether the positive or negative boundary was exceeded.
Address 02H:
Bits 5-0 — Receiver Baseband Sampling (Dump) Rate
Control
The baseband sampling rate should be set to twice the
nominal PN chip rate of the received signal and must be
less than or equal to half the rate of RXIFCLK. When bit 0
of address 01H is set low, the baseband sampling clock for
the Integrate and Dump Filter and all subsequent receiver
circuitry is referenced to RXIFCLK and generated internally. The receiver baseband sampling rate is then set to the
frequency of RXIFCLK/(n+1), where n is the value stored
in bits 5-0 and must range from 1 to 63. This feature is useful in cases where a specific sample rate is required that is
an integer sub-multiple of fRXIFCLK. In cases where a sample rate is required that is not an integer sub-multiple of
DS96WRL0400
fNCO =
fRXIFCLK x FCW
__________
232
In order to avoid in-band aliasing, fNCO must not exceed
50% of fRXIFCLK; normally, the FCW should be set so that
fNCO does not exceed ~35% of fRXIFCLK. While this limitation may seem to restrict use of the NCO, higher I.F. transmit or receive frequencies can generally be achieved by
using aliases resulting from digital sampling. The signal
bandwidth with respect to fRXIFCLK, the modulation type,
and the use of Direct I.F. or Quadrature Sampling Mode
also restrict the choice of NCO frequency, Theory of Operation.
PN Matched Filter Registers
Despreading of the received signal is accomplished in the
Z87200 with a dual (I and Q channel) PN Matched Filter.
Furthermore, the Z87200 is designed for burst signal operation, where each data burst begins with an Acquisition/Preamble symbol and is then followed by the actual information data symbols. Two separate and independent
PN codes can be employed, one for the Acquisition/Preamble symbol, the other for the information symbols. Accordingly, the PN Matched Filter is supported by two PN
code registers to independently allow the programming of
two distinct codes up to 64 chips in length. The PN codes
are represented as a sequence of ternary-valued tap coef-
4-29
4
Z87200
Spread-Spectrum Transceiver
Zilog
CONTROL REGISTERS (Continued)
ficients, each requiring 2 bits of storage according to the
mapping shown in Table 8.
pendent of and not affected by the contents of addresses
07H to 16H.
Table 8. PN Matched Filter Tap Values
Table 10. Data Symbol Coefficient Storage
Tap Bits 1,0
X
0
1
Tap Coeff
0
1
1
0
+1
-1
As a convention, Tap 0 is the first tap as the received signal enters the PN Matched Filter, and Tap 63 is the last. All
active taps of the PN Matched Filter, from Tap 0 up to Tap
(N-1), where N is the length of the PN code, should be programmed with tap coefficient values of +1 or -1 according
to the PN code sequence. Setting the end coefficients of
the PN Matched Filter registers to zero values permits the
effective length of the filter to be made shorter than 64
taps.
Addresses 07H through 16H:
Matched Filter Acquisition/Preamble Symbol
Coefficients
Addresses 07H to 16H contain the 64 2-bit Acquisition/Preamble PN code coefficient values. The 128 bits of information are stored in 16 8-bit registers at addresses 07H to 16H
as shown in Table 8.
Table 9. Acquisition/Preamble Coefficient Storage
Bits 7,6
Coeff. 63
Bits 7,6
Coeff. 59
----Bits 7,6
Coeff. 7
Bits 7,6
Coeff. 3
Address 16H
Bits 5,4
Bits 3,2
Coeff. 62
Coeff. 61
Address 15H
Bits 5,4
Bits 3,2
Coeff. 58
Coeff. 57
--------Address 08H
Bits 5,4
Bits 3,2
Coeff. 6
Coeff. 5
Address 07H
Bits 5,4
Bits 3,2
Coeff. 2
Coeff. 1
Bits 1,0
Coeff. 60
Bits 1,0
Coeff. 56
----Bits 1,0
Coeff. 4
Bits 1,0
Coeff. 0
Addresses 17H through 26H:
Matched Filter Data Symbol Coefficients
Addresses 17H to 26H contain the 64 2-bit Data Symbol
PN code coefficient values. The 128 bits of information are
stored in 16 8-bit registers at addresses 17H to 26H as
shown in The contents of addresses 17H to 26H are inde-
4-30
Bits 7,6
Coeff. 63
Address 26H
Bits 5,4
Bits 3,2
Coeff. 62
Coeff. 61
Bits 1,0
Coeff. 60
Bits 7,6
Coeff. 59
-----
Address 25H
Bits 5,4
Bits 3,2
Coeff. 58
Coeff. 57
---------
Bits 1,0
Coeff. 56
-----
Bits 7,6
Coeff. 7
Address 18H
Bits 5,4
Bits 3,2
Coeff. 6
Coeff. 5
Bits 1,0
Coeff. 4
Bits 7,6
Coeff. 3
Address 17H
Bits 5,4
Bits 3,2
Coeff. 2
Coeff. 1
Bits 1,0
Coeff. 0
Address 27H:
Bit 0 — Front End Processor Disable
The Front End Processor (FEP) averages the two baseband samples per chip by adding consecutive pairs of
samples. The function may be disabled for test purposes
by using this bit: when set low, the FEP is enabled and in
its normal mode of operation; when set high, the FEP is
disabled.
Power Estimator Registers
Address 28H:
Bits 1-0 — Matched Filter Viewport Control
The Z87200 incorporates viewport (data selector) circuitry
to select any eight consecutive bits from the 10-bit outputs
of the PN Matched Filter as the 8-bit inputs to the Power
Estimator and DPSK Demodulator blocks. The Symbol
Tracking Processor, however, operates on the full 10-bit
PN Matched Filter outputs before the viewport is applied.
The signal levels of the PN Matched Filter output reflect
the number of chips per symbol and the signal-to-noise ratio of the signal. Setting the viewport thus effectively normalizes the PN Matched Filter outputs prior to further processing. The unsigned value, n, of bits 1-0 of address 28H
determines the 8-bit input to the Power Estimator and
DPSK Demodulator blocks as the 10-bit PN Matched Filter
output divided by 2n. Equivalently, bits 1-0 control the
viewport of the PN Matched Filter output as shown in Note
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
that viewport control affects both I and Q channels of the
PN Matched Filter output.
Table 11. Matched Filter Viewport Control
Bits 1-0
0
0
1
ISUM, QSUM
0
1
X
Bits 7-0
Bits 8-1
Bits 9-2
The choice of the threshold values will be determined by
several factors. Arithmetically, the digital baseband samples of the received signal are multiplied by the PN
Matched Filter tap coefficients each baseband sample
clock cycle and the results are summed to provide a correlation value. The I and Q PN Matched Filter correlated output values are then used to estimate the signal power according to the following approximation:
Max{Abs(I),Abs(Q)}+1/2 Min{Abs(I), Abs(Q)}.
Saturation protection is implemented for those cases when
the PN Matched Filter output signal level overflows the
scaled range selected for the Power Estimator and DPSK
Demodulator. When the scaled value range is exceeded,
the saturation protection limits the output word to the maximum or minimum value of the range according to whether
the positive or negative boundary was exceeded.
The magnitude of the estimated power thus depends on
several variables, including the setting of the Integrate and
Dump Filter viewport, the PN code length and autocorrelation properties, and the magnitudes of the incoming
RXIIN7-0 and RXQIN7-0 signals. The actual threshold values that should be programmed will therefore vary from
application to application.
Acquisition and Tracking Processor
Registers
Addresses 29H and 2AH:
Acquisition/Preamble Threshold
Addresses 29H and 2AH contain the unsigned Acquisition/Preamble Threshold value, as shown in This value is
used for comparison with the estimated signal power from
the PN Matched Filter to determine whether a successful
correlation has been detected in acquisition mode. The
Acquisition/Preamble Threshold value must be set by the
user to satisfactorily detect the correlation peak in noise
obtained when the received PN-spread Acquisition/Preamble is correlated against a local version of the Acquisition/Preamble PN code by the PN Matched Filter. Once
the power estimation value exceeds the threshold value, a
successful correlation is assumed to have been detected.
Note that the Symbol Tracking Processor does not insert
missed detect pulses when the device is in acquisition
mode.
The Acquisition and Tracking Processor Registers allow
the user to configure how the PN Matched Filter outputs for
the Acquisition/Preamble symbol and the data symbols
that follow thereafter are treated in the Symbol Tracking
Processor. Since operation of the Z87200 receiver presumes symbol-synchronous PN modulation, processing of
the PN Matched Filter outputs can be used for symbol synchronization prior to DPSK demodulation. The Acquisition/Preamble symbol and the data symbols may have different PN spreading codes, however, and so the PN
Matched Filter outputs may exhibit different signal levels
due to the different code lengths and auto-correlation
properties. The control registers in this block allow such
differences to be treated, as well as permitting specification of the number of receive data symbols per burst and
other parameters associated with burst data communications.
The I and Q channel outputs of the PN Matched Filter are
processed to estimate the correlation signal power at each
baseband sampling instant. This estimated signal power is
compared with the contents of the Acquisition/Preamble
and Data Symbol Threshold registers, as appropriate, to
determine whether “successful” correlation has been detected. Successful detection in acquisition mode immediately switches the receiver to despread and track the expected subsequent data symbols, while successful
detection thereafter yields symbol synchronization. The
threshold register values must be set by the user to satisfactorily detect the correlation peak in noise obtained when
the received PN-spread signal is correlated against a local
version of the PN code by the PN Matched Filter. Once the
power estimation value exceeds the threshold register value, a successful correlation is assumed to have been detected. Further operations in the Symbol Tracking Processor then handle the possibility of multiple detects per
symbol, missed detects, etc.
DS96WRL0400
Table 12. Acquisition/Preamble Threshold Storage
ADDR 2AH
ADDR 29H
Bits 1-0
Acq. Thresh. Bits 9-8
Bits 7-0
Acq. Thresh. Bits 7-0
Addresses 2BH and 2CH:
Data Symbol Threshold
Addresses 2BH and 2CH contain the Data Symbol Threshold value, as shown in This value is used for comparison
with the estimated signal power from the PN Matched Filter to determine whether a successful correlation has been
detected for each data symbol. The Data Symbol Threshold value must be set by the user to satisfactorily detect the
correlation peak in noise obtained when the received PNspread data symbol is correlated against a local version of
the data symbol PN code by the PN Matched Filter. Once
the power estimation value exceeds the threshold value, a
successful correlation is assumed to have been detected.
If bit 2 of address 30H is set low, then the Symbol Acquisi-
4-31
4
Z87200
Spread-Spectrum Transceiver
Zilog
CONTROL REGISTERS (Continued)
tion Processor will insert a detect pulse at the appropriate
time if a successful correlation is not detected as expected
a priori.
er than the value stored in address 2FH, the device will terminate reception of the current burst and return to acquisition mode to await the next burst.
Table 13. Data Symbol Threshold Storage
The unsigned value in address 2FH must range from 1 to
255 (01H to FFH), where this value is the maximum number of missed detects per burst allowed before the burst
terminates. This function can be disabled by setting bit 5 of
address 30H high.
ADDR 2CH
ADDR 2BH
Bits 1-0
Data Thresh. Bits 9-8
Bits 7-0
Data Thresh. Bid 7-0
Address 2DH:
Bits 5-0 — Rx Chips per Data Symbol
The number of PN chips per data symbol in the receiver is
controlled by address 2DH. The unsigned value must
range from 1 to 63 (01H to 3FH), where the number of chips
per data symbol will be this value plus 1. The a priori number of PN chips per data symbol, where this value must be
equal to the number of non-zero coefficients stored in the
Data Symbol Coefficient Registers (addresses 17H to 26H)
for the PN Matched Filter, is used to help control symbol
timing in the receiver. Since acquisition is purely based on
correlation of a single received Acquisition/Preamble symbol, the corresponding number of chips per Acquisition/Preamble symbol is not required and no similar register is provided for such use.
Address 2EH:
Receiver Data Symbols per Burst (bits 7-0)
The data stored as two bytes in addresses 2EH (LS Byte)
and 3AH (MS Byte) define the number of data symbols per
burst. This unsigned value must range from 3 to 65,535
(0003H to FFFFH), and the number of data symbols per
burst will be this value minus 2, giving a range of 1 to
65,533. Note that the range is slightly different from that
supported by the Z87200’s transmitter. Once the number
of received data symbols processed exceeds this number,
the burst is assumed to have ended and the receiver immediately returns to acquisition mode, ready for the next
burst.
Address 2FH:
Missed Detects per Burst Threshold
To monitor the reception quality of the received burst data
symbols, the Z87200 incorporates a feature within its
tracking algorithm that tallies the number of received data
symbols whose PN Matched Filter correlation output did
not exceed the Data Symbol Threshold value.
Whenever a “missed detect” occurs, the tracking algorithm
will generate and insert a detect signal at the sample clock
cycle corresponding to the expected correlation peak in order to maintain a continuous train of data symbols and
symbol clocks. Simultaneously, a “missed detect” pulse
will be generated internally and tallied for the current burst.
When the accumulated number of missed detects is great4-32
Address 30H:
Bit 0 — Manual Detect Enable
While the receiver is in acquisition mode, valid bursts may
be ignored by setting this bit high. When it is set low (normal operation), the detection of a burst’s Acquisition/Preamble symbol is enabled. Setting this bit high allows the
user to force the device to ignore Acquisition/Preamble
symbols that would normally be successfully acquired.
This feature could be used, for example, in a system employing multiple receivers with identical PN codes in a
Time Division Multiple Access scheme where time-synchronized device management could be supported
through dynamic setting of this bit.
Acquisition and Tracking Processor
Registers
Bit 1 — Manual Punctual
This bit enables the user to completely disable the internal
tracking circuitry and force symbol information to be transferred to the demodulator punctually at the symbol rate determined by the number of chips per data symbol information programmed into address 2DH. This function
overrides the symbol tracking algorithm, although the absence of a successful correlation will continue to be tallied
as a missed detect and compared against the value stored
in address 2FH to monitor signal quality unless disabled by
bit 5 of address 30H. When bit 1 is set low, the Z87200 will
operate in its normal mode with symbol timing derived from
the symbol tracking processor; when set high, symbol timing is derived from the a priori number of chips per data
symbol stored in bits 5-0 of address 2DH.
Bit 2 — Force Continuous Acquisition
This bit enables the user to force the receiver to remain in
acquisition mode even after successful detection of the
Acquisition/Preamble symbol. When so commanded, the
receiver will continuously process only Acquisition/Preamble symbols and will not switch from acquisition mode. This
function may be used under manual control to receive a
series of repeated Acquisition/Preamble symbols in order
to increase the confidence level of burst detection before
beginning demodulation of the data symbol information.
When this bit is set high, the device will be locked in acquisition mode and the Symbol Tracking Processor will not in-
DS96WRL0400
Zilog
sert missed detect pulses; when set low, normal operation
will be enabled whereby data symbols are automatically
processed immediately following detection of an Acquisition/Preamble symbol.
Bit 3 — Bypass Max. Power Selector
The Z87200’s receiver acquisition and tracking circuitry includes a function that continuously selects the highest estimated power level out of the three most recent consecutive estimated power levels from the PN Matched Filter. As
the contents of the sliding 3-sample window change each
cycle of the baseband sampling clock, a new determination of the highest power level is made from the current set
of the three most recent power level values. The correlated
I and Q channel values within the 3-sample window corresponding in time to the highest observed power level are
then available to be processed in the demodulator.
This function assures that, within any 3-sample period, the
I and Q channel values corresponding to the highest estimated power level will be selected over the two other pairs
of correlated values even if the estimated power levels of
the other pairs exceed the programmed threshold. The
Maximum Power Selector is used in normal operation of
the Z87200 so that the tracking algorithm discriminates by
estimated power levels rather than exact timing intervals,
thereby allowing the receiver to adjust to dynamic changes
of the symbol phase. In cases where specific correlation
values are desired regardless of their associated power
level, bit 3 of address 30H enables the 3-sample power discriminator to be bypassed, thereby making the outputs of
the PN Matched Filter available directly to the demodulator.
When this bit is set high, the Maximum Power Selector is
bypassed; when it is set low, the Selector is enabled,
where this is the normal operating mode.
Bit 4 — Half Symbol Pulse Off
The Z87200 generates two bit clock pulses per symbol
when operating in QPSK mode, one at the mid-point of
each symbol and one at the end of each symbol. These
clocks are used by the Output Processor to manage data
flow.
When this bit is set high, the mid-point pulse is suppressed; when it is set low, the device operates in its normal mode. This function is primarily used for test purposes
and should not normally be used.
Bit 5 — Missed Detects Per Burst Off
To monitor the quality of the received burst data symbols,
the Symbol Tracking Processor keeps track of the cumulative number of received data symbols per burst whose
estimated correlation power level did not exceed the specified Data Symbol Threshold value. When the accumulated number of missed detects equals the Missed Detects
per Burst Threshold value stored in address 2FH, the de-
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
vice will terminate the reception of the current burst with
the next missed detect and return to acquisition mode to
await the next burst.
When bit 5 is set low, the “missed detect” function operates
normally; when set high, this function is disabled, allowing
the device to be operated until the end of the specified data
burst even when the number of “missed detects” exceeds
the Missed Detects per Burst Threshold.
Bit 6 — Receiver Symbols Per Burst Off
The data stored in addresses 2EH and 3AH defines the
number of data symbols per burst that will be processed by
the receiver. This unsigned value must range from 3 to
65,535 (0003H to FFFFH), and the number of data symbols
per burst will be this value minus 2. Once the number of
data symbols processed by the receiver exceeds this number, the burst is assumed to have ended and the receiver
will immediately return to acquisition mode.
When bit 6 is set high, the function is disabled, providing
an option to track data symbols under external control for
bursts of more than 65,533 data symbols or indefinitely for
continuous transmission; when set low, the function will
operate normally as defined by the value stored in addresses 2EH and 3AH.
Address 31H:
Bit 0 — Manual Detect Pulse
This bit provides the user a means to externally generate
symbol timing, bypassing and overriding the internal symbol power estimation and tracking circuitry. This function
may be useful in applications where the dynamic characteristics of the transmission environment require unusual
adjustments to the symbol timing.
When bit 0 of address 30H is set high (Manual Detect Enable) and when RXMDET is low, a rising edge on this bit
will generate a detect pulse. The function can also be performed by means of the RXMDET input signal. Bit 0 of address 31H and the RXMDET input are logically ORed together so that, when either one is held low, a rising edge
on the other triggers the manual detect function. The rising
edge of this bit is synchronized internally so that on the
second rising edge of the baseband sampling clock that
follows, the rising edge of bit 0 will transfer the I and Q
channel correlated output values of the PN Matched Filter
to the DPSK Demodulator.
Address 32H:
Bit 0 — Receiver Manual Abort
This bit enables the user to manually force the Z87200 to
cease reception of the present burst of data symbols and
prepare for acquisition of a new burst. This function can be
used to reset the receiver and prepare to receive a priority
transmission signal under precise timing control, giving the
user the ability to control the current state of the receiver
as needed.
4-33
4
Z87200
Spread-Spectrum Transceiver
Zilog
CONTROL REGISTERS (Continued)
When RXMABRT is set low, a rising edge on bit 0 of address 32H will execute the abort function. The function can
also be performed by means of the RXMABRT input. The
RXMABRT input and bit 0 of address 32H are logically
ORed together so that, when either one is held low, a rising
edge on the other triggers the abort function. The second
rising edge of the internal baseband sampling clock that
follows a rising edge of this bit will execute the abort and
also clear the symbols-per-burst, samples-per-symbol,
and missed-detects-per-burst counters. The counters will
be reactivated on the detection of the next Acquisition/Preamble symbol or by a manual detect signal.
Demodulator Registers
Address 33H:
Bits 1-0 — Signal Rotation Control
These bits control the function of the Signal Rotation Block
used in demodulation of the differentially encoded BPSK,
QPSK, or π/4 QPSK signals. The previous symbol will be
rotated in phase with respect to the current symbol as
shown in Table 14, where IOUT and QOUT are the I and Q
channel outputs of the Signal Rotation Block and IIN and
QIN are the inputs. The normal settings are 0 X (no rotation) for BPSK and π/4 QPSK signals and 1 1 (–45° rotation) for conventional QPSK signals.
Table 14. Signal Rotation Control
When bit 3 is set low, the Loop Filter’s K2 accumulator will
be reset to zero whenever MRXEN is set low to disable the
receiver function. When bit 3 is set high, this function is disabled and the contents of the accumulator are not affected
when MRXEN transitions from high to low. The optimum
setting of this bit will depend on the stability of the oscillators used for carrier generation and frequency translation
in the system and the length of the period between bursts.
If the oscillators are stable and the period between bursts
is not very long, the optimum setting of this bit will be low
so that at the start of each burst the tracking loop will resume from its state at the end of the previous burst. If the
oscillators are not stable or if the period between bursts is
long with respect to the oscillators’ stability, then the optimum setting may be high so that the tracking loop will restart from its initial state at the start of each burst.
Bits 7-4 — AFC Viewport Control
The Z87200 incorporates viewport (data selector) circuitry
to select any eight consecutive bits from the 17-bit output
of the Frequency Discriminator as the 8-bit input to the
Loop Filter block to implement the Z87200’s AFC function.
The unsigned value, n, of bits 7-4 of address 33H determines the 8-bit input to the Loop Filter as the 17-bit Frequency Discriminator output divided by 2n. Equivalently,
bits 7-4 control the viewport of the Frequency Discriminator output as shown in Table 14.
Table 15. AFC Viewport Control
Bits 1,0
IOUT
QOUT
Resulting
Rotation
Bits 7-4
Discrim. bits output to Loop Filter
0, X
IIN
QIN
No rotation
0H
7-0
1,0
IIN-QIN
QIN+IIN
+45° rotation
1H
8-1
1,1
IIN + QIN
QIN-IIN
-45° rotation
2H
9-2
3H
10-3
•••
•••
8H
•••
•••
15-8
9H
16-9
AH-FH
Not used
Bit 2 — Not Used
Bit 2 of address 33H is not used and must always be set
low (0).
Bit 3 — Loop Clear Disable
The setting of this bit determines whether the Loop Filter’s
K2 accumulator is reset or not when the Z87200 receiver
function is turned off when the input signal MRXEN is set
low.
4-34
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
Saturation protection is implemented for those cases when
the Frequency Discriminator output signal level overflows
the scaled range selected for the Loop Filter. When the
scaled value range is exceeded, the saturation protection
limits the output word to the maximum or minimum value
of the range according to whether the positive or negative
boundary was exceeded.
Address 34H:
Bits 4-0 — K2 Gain Value
Bits 4-0 control the gain factor K2 within the Loop Filter.
The gain factor multiplies the signal before the K2 accumulator by a value of 2n, where n is the 5-bit K2 Gain Value.
The value must range from 0 to 21 (15H) as shown in Table
15.
Table 16. K2 Gain Values
Bits 4-0
Gain in K2 Path
00H
20
01H
21
•••
•••
•••
•••
14H
15H
220
221
Bit 5 — K2 On
This bit enables or disables the K2 path of the Loop Filter.
Setting this bit low resets the K2 accumulator and keeps it
reset; setting this bit high enables the path and turns on
K2.
Bit 6 — Carry In One Half
When this bit is set high, the value of 1/2 of an LSB is added to the accumulator of the K2 path of the Loop Filter
each symbol period. This function can be useful in cases
where the scale and gain functions that precede the accumulator produce quantized values with significant error. In
such cases, the processing of two’s complement numbers
by the accumulator will compound the error over time.
Since truncation of two’s complement numbers leads to a
negative bias of 1/2 of an LSB when the error is random,
adding 1/2 of an LSB per symbol can compensate by averaging the error to zero.
DS96WRL0400
When bit 6 of address 34H is set high, a value of 1/2 will be
added to the accumulator input each symbol cycle; when
it is low, a zero will be added.
Address 35H:
Bits 4-0 — K1 Gain Value
Bits 4-0 control the gain factor K1 within the Loop Filter.
The gain factor multiplies the signal by a value of 2n, where
n is the 5-bit K1 Gain Value. The value must range from 0
to 21 (15H), as shown in Table 16.
Table 17. K1 Gain Values
Bits 4-0
Gain in K1 Path
00H
20
01H
21
•••••
•••••
14H
•••••
•••••
15H
221
220
Bit 5 — K1 On
This bit enables or disables the K1 path of the Loop Filter.
Setting this bit low disables the K1 path; setting this bit high
enables the path and turns on K1.
Bit 6 — Freeze Loop
This bit enables the Loop Filter to be held constant during
symbol cycles, thereby fixing the output frequency of the
NCO at the value established by the Loop Filter when bit 6
was set high. This function can be useful in cases where a
carrier offset has been tracked by the Loop Filter and additional Doppler offsets are to be ignored.
When this bit is set high, it freezes the output of the Loop
Filter; when it is set low, the Loop Filter is enabled and processes the frequency error information in the usual way.
4-35
4
Z87200
Spread-Spectrum Transceiver
Zilog
CONTROL REGISTERS (Continued)
Output Processor Control Registers
Address 36H:
Bit 0 — Reverse I and Q
In QPSK mode, the order in which the received I and Q bit
information is output may be reversed by setting this bit
high. This function has the effect of interchanging I and Q
channels. Normally, when this bit is set low, the I-channel
bit will precede the Q-channel bit in each symbol period.
When bit 0 is set high, the Q-channel bit will precede the Ichannel bit each symbol period.
Bit 1 — BPSK Enable
This bit configures the Output Processor to output either
one bit per symbol (BPSK mode) or two bits per symbol
(QPSK mode). In addition, it enables the user to output the
I-channel information only or the Q-channel information
only, depending on the value of bit 0. Table 18 shows the
configuration of the output processor for all combinations
of the values of bits 0 and 1.
Table 18. Output Processor Modes
Bit 1
Bit 0
0
0
0
1
1
0
1
1
Output Processor Mode
QPSK mode with I-Channel Bit
Preceding Q-Channel Bit
QPSK mode with Q-Channel Bit
Preceding I-Channel Bit
BPSK mode with I-Channel
Information Output
BPSK mode with Q-Channel
Information Output
Bit 1 also sets the Frequency Discriminator into either
BPSK or QPSK mode. The Z87200 receiver uses Dot and
Cross product results generated within the DPSK Demodulator to develop the error signal used to form a closedloop AFC for carrier frequency acquisition and tracking.
When bit 1 is set high, the discriminator circuitry is in BPSK
mode and the Frequency Discriminator function is calculated as:
Cross16-0 x DotMSB.
When bit 1 is set low, the discriminator circuitry is in QPSK
mode and the Frequency Discriminator function is calculated as:
(Cross16-0 x DotMSB) – (Dot16-0 x CrossMSB).
4-36
Bit 2 – Invert Output
This bit inverts the output bits of both the I and Q Channels. The inversion will occur at the output pins RXOUT,
RXIOUT, and RXQOUT.
When this bit is set low, the outputs are not inverted; when
it is set high, the outputs are inverted.
Output Processor Control Registers
Address 37H:
Bit 0 — NCO Enable
The function of this bit is to allow the power consumed by
the operation of the NCO circuitry to be minimized when
the Z87200 is not receiving. The NCO can also be disabled
while the Z87200 is transmitting provided that the
Z87200’s on-chip BPSK/QPSK modulator is not being
used. With the instantaneous acquisition properties of the
PN Matched Filter, it is often desirable to shut down the receiver circuitry to reduce power consumption, resuming reception periodically until an Acquisition/Preamble symbol
is acquired. Setting bit 0 low holds the NCO in a reset
state; setting bit 0 high then reactivates the NCO, where it
is necessary to reload the frequency control word into the
NCO. Note that this bit operates independently of bits 1
(Transmitter Enable) and 2 (Receiver Enable), where
those bits have similar control over the transmit and receive circuitry, respectively.
Bit 0 of address 37H performs the same function as MNCOEN, and these two signals are logically ORed together
to form the overall control function. When bit 0 is set low,
MNCOEN controls the activity of the NCO circuitry and,
when MNCOEN is set low, bit 0 controls the activity of the
NCO circuitry. When either bit 0 or MNCOEN (whichever
is in control, as defined above) goes low, a reset sequence
occurs on the following RXIFCLK cycle to virtually disable
all of the NCO circuitry, although the user programmable
control registers are not affected by the power down sequence. Upon reactivation (when either MNCOEN or bit 0
of address 37H return high), the NCO must be reloaded
with frequency control information either by means of the
MFLD input or by writing 01H into address 00H.
Bit 1 — Transmitter Enable
A rising edge on this bit causes the transmit sequence to
begin so that the Z87200 first transmits a single Acquisition/Preamble symbol followed by data symbols. Bit 1 of
address 37H should be set low after the last symbol has
been transmitted to minimize power consumption of the
transmitter circuit. Bit 1 of address 37H operates independently of bits 2 and 0, where those bits have similar control
over the receive and NCO circuitry, respectively.
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
When input signal MTXEN is set low, bit 1 of address 37H
controls the activity of the transmit circuitry and, when
MTXEN is set low, bit 1 controls this function. When either
bit 1 or MTXEN (whichever is in control, as defined above)
goes low, a reset sequence occurs on the following TXIFCLK cycle to virtually disable all of the transmitter data
path, although the user programmable control registers
are not affected by the power down sequence.
Bit 2 — Receiver Enable
The function of this bit is to allow power consumed by the
operation of the receiver circuitry to be minimized when the
device is not receiving. With the instantaneous acquisition
properties of the PN Matched Filter, it is often desirable to
shut down the receiver circuitry to reduce power consumption, resuming reception periodically until an Acquisition/Preamble symbol is acquired. Setting bit 2 low reduces the power consumption substantially. When bit 2 is set
high, the receiver will automatically power up in acquisition
mode regardless of its prior state when it was powered
down. Bit 2 of address 37H operates independently of bits
1 and 0 of address 37H, where these signals have similar
control over the transmit and NCO circuitry, respectively.
Bit 2 of address 37H performs the same function as MRXEN, and these two signals are logically ORed together to
form the overall control function. When bit 2 of address 37H
is set low, MRXEN controls the activity of the receiver circuitry and, when MRXEN is set low, bit 2 of address 37H
controls the activity of the receiver circuitry. When either bit
2 or MRXEN (whichever is in control, as defined above)
goes low, a reset sequence begins on the following RXIFCLK cycle and continues through a total of six RXIFCLK
cycles to virtually disable all of the receiver data paths. The
user- programmable control registers are not affected by
the power down sequence, with the exception of
RXTEST7-0 (address 38H), which is reset to 0. If the
RXTEST7-0 bus is being used to read any function other
than the PN Matched Filter I and Q inputs, the value must
be rewritten.
Address 38H:
Bits 3-0 — RXTEST7-0 Function Select
The data stored in bits 3-0 of address 38H selects the signal available at the RXTEST7-0 bus (pins 41-48). These
pins provide access to 16 test points within the receiver according to the data stored in bits 3-0 of address 38H and
the assignments shown in The validity of the RXTEST7-0
outputs at RXIFCLK speeds greater than 20 MHz is dependent on the output selected: outputs that change more
rapidly than once per symbol may be indeterminate.
DS96WRL0400
Note that the reset sequence that occurs when the receiver is disabled will also reset the contents of address 38H to
a value of 0. If the RXTEST7-0 bus is to be used to observe
any function other than the PN Matched Filter I and Q inputs, then the appropriate value must be rewritten.
Address 39H:
Bits 6-0 — Matched Filter Power Saver
The data stored in bits 6-0 of address 39H allows the unused sections of the PN Matched Filter to be turned off
when the PN Matched Filter is configured to be less than
64 taps long for data symbols. All taps are always fully
powered when the device is in acquisition mode.
The PN Matched Filter is split into seven 9-tap sections,
and the power to each section is controlled by the settings
of bits 6-0 of address 39H, as shown in Table 19.
Table 19. Matched Filter Tap Power Control
Bit in Addr. 39H
MF Taps Controlled
0
1
2
3
4
5
6
1-9
10-18
19-27
28-36
37-45
46-54
55-64
Power control is not provided for Tap 0, the first tap of the
PN Matched Filter, since Tap 0 is always used no matter
what the PN code length. Setting a bit high in bits 6-0 of address 39H turns off the power to the corresponding block
of taps of the PN Matched Filter. The power should only be
turned off to those blocks of taps for which all the tap coefficients in that block have been set to zero
Address 3AH:
Receiver Data Symbols per Burst (bits 15-8)
The data stored as two bytes in addresses 2EH (LS byte)
and 3AH (MS byte) defines the number of data symbols per
burst. This unsigned value must range from 3 to 65,535
(0003H to FFFFH), and the number of data symbols per
burst will be this value minus 2, giving a range of 1 to
65,533. Note that the range is slightly different from that in
the transmitter. Once the number of received data symbols
processed exceeds this number, the burst is assumed to
have ended and the Z87200 immediately returns to acquisition mode to await the next burst.
4-37
4
Z87200
Spread-Spectrum Transceiver
Zilog
CONTROL REGISTERS (Continued)
Address 3BH:
Bit 0 — Matched Filter Loopback Enable
The Z87200 incorporates a loopback capability that feeds
the encoded and spread transmit signals TXIOUT and TXQOUT directly into the PN Matched Filter inputs. This test
mode allows the baseband portion of the system to be tested independently of the BPSK/QPSK Modulator and
Downconverter.
Setting bit 0 of address 3BH high enables this loopback
path; setting it low puts the device into its normal operating
mode.
Bit 1 — I.F. Loopback Enable
The Z87200 incorporates a loopback capability that feeds
the encoded, spread and modulated transmit signal
TXIFOUT7-0 directly into the receiver RXIIN7-0 input. This
test mode allows the entire digital portion of the system to
be tested. Since only the I channel is provided as an input,
I.F. loopback requires that the PN chip rate and RXIFCLK
rate be consistent with Direct I.F. Sampling Mode.
Setting bit 1 of address 3BH high enables this loopback
path; setting it low puts the device into its normal operating
mode.
Bits 3-2 — Receiver Overlay Select
The Z87200 incorporates programmable overlay code
generators in both the transmitter and receiver. When enabled, the selected receiver overlay code is subtracted
from the data symbols, one overlay bit per symbol in both
BPSK and QPSK modes. No synchronization beyond the
burst acquisition synchronization that is intrinsic to operation of the Z87200 is required since the overlay code generators in both the transmitter and the receiver are automatically reset at the start of each burst. The addition of
the overlay code randomizes the transmitted data sequence to guarantee that the spectrum of the transmitted
signal will be adequately whitened and will not contain a
small number of spectral lines even when the data itself is
not random.
Three transmit and receive overlay codes can be selected,
where they are each maximal length sequences with
lengths of 63, 511 and 1023 symbols. The receiver overlay
4-38
codes are enabled and selected by the settings of bits 3-2
of address 3BH, as shown in Table 19.
Table 20. Receiver Overlay Code Select
Bits 3-2 in
Addr. 3BH
Overlay Code Length
and Polynomial
0
1
Overlay Code Disabled
2
511: 1 +x-2+x-3+x-5+x-9
3
1023: 1 + x-2+x-3+x-5+x-10
63: 1 +x-2+x-3+x-5+x-6
Addresses 3CH through 3FH: Unused
Transmit Control Registers
Address 40H:
Bit 0 — Transmit BPSK
This bit configures the transmitter for either BPSK or
QPSK mode transmission. and differential encoding.
If programmed for BPSK mode, data is requested by the
Z87200 by a rising edge of output signal TXBITPLS, where
TKBITPLS is generated once per symbol, one chip period
before the end of the current symbol. At the end of the
symbol duration, the TXIN data is latched into the device.
TXBITPLS falls low immediately following the rising edge
of TXIFCLK, which latches the TXIN value, and is generated repeatedly at the symbol rate as long as the input signal
MTXEN remains high.
In QPSK mode, data is requested by the Z87200 by a rising edge of output signal TXBITPLS, where this signal is
generated in this mode twice per symbol, first one chip period before the middle of the symbol and then one chip period before the end of the symbol. TXBITPLS requests the
data exactly one chip cycle before latching the TXIN data
into the device. TXBITPLS falls low immediately following
the rising edge of TXIFCLK, which latches the TXIN value.
When bit 0 of address 40H is set low, the transmitter is configured in QPSK mode; when it is set high, the transmitter
is configured in BPSK mode.
DS96WRL0400
Zilog
Bit 1 — Offset Binary Output
The TXIFOUT7-0 output signals can be in either two’s complement or offset binary formats. Since all internal processing in the device uses two’s complement format signals, the MSB of the two’s complement modulated
transmitter output must be inverted if the output is to be in
offset binary format.
When this bit is set high, the TXIFOUT7-0 output will be in
offset binary format and, when it is set low, the signal will
be in two’s complement format. In two’s complement format, the 8-bit output values range from –128 to +127 (80H
to 7FH); in offset binary format, the values range from 0 to
+255 (00H to FFH).
Bit 2 — Manual Chip Clock Enable
This bit enables the PN chip rate to be controlled by either
the internal chip rate clock generator or by the external input signal TXMCHP. The TXMCHP input allows the user
to manually insert a single PN chip clock pulse or continuous stream of pulses. This feature is useful in cases where
a specific chip rate is required that cannot be derived by
the internal clock generator which generates clocks of integer sub-multiples of the frequency of TXIFCLK. The signal is internally synchronized to TXIFCLK to avoid race or
hazard timing conditions.
When this bit is set high, TXMCHP will provide the PN chip
rate clock; when it is set low, the clock will be provided by
the internal chip rate clock generator controlled by bits 5-0
of address 41H.
Bit 3 — Invert Symbol
This bit allows the user to invert the I and Q channel bits
following differential encoding and before being spread by
the PN code. This function has the same effect as inverting
the PN code, which may be useful in some cases.
When this bit is set high, the encoded I and Q channel bits
will be inverted; when it is set low, the I and Q channel bits
will not be inverted.
Address 41H:
Bits 5-0 — TXIFCLK Cycles per Chip
Bits 5-0 set the transmitter baseband PN chip rate to the
frequency of TXIFCLK/(n+1), where n is the value stored
in bits 5-0. The value of the data stored in bits 5-0 must
range from 1 to 63 (01H to 3FH). This feature is useful
when the PN chip rate required is an integer sub-multiple
of the frequency of TXIFCLK. In cases where a chip rate is
required that is not an integer sub-multiple of the frequency
of TXIFCLK, the rate may be controlled externally using
TXMCHP.
Z87200
Spread-Spectrum Transceiver
range from 1 to 63 (01H to 3FH), and the number of chips
per data symbol will be this value plus 1. This value controls data symbol timing in the transmitter.
Address 43H:
Bits 5-0 — Tx Chips per Acquisition/Preamble Symbol
The number of chips per Acquisition/Preamble symbol in
the transmitter is stored in bits 5-0 of address 43H. The unsigned value must range from 1 to 63 (01H to 3FH), and the
number of chips per data symbol will be this value plus 1.
This value controls the Acquisition/Preamble symbol timing in the transmitter.
Addresses 44H through 4BH:
Transmitter Acquisition/Preamble Symbol Code
Each Z87200 burst transmission begins with an Acquisition/Preamble symbol and is then followed by the actual information data symbols. Two separate and independent
PN codes can be employed, one for the Acquisition/Preamble symbol, the other for the information symbols. Accordingly, the Z87200 Transmit PN Code Generators, like
the receiver’s PN Matched Filter, support independent PN
codes up to 64 chips in length for the two modes. Addresses 44H to 4BH contain the binary Transmitter Acquisition/Preamble Symbol PN code chip values, where the
configuration of the stored bits is as shown in Table 20.
Table 21. Acquisition/Preamble Symbol Codes
Addr 4BH, Bits 7-0
Code Bits 63-56
•••••••••
•••••••••
Addr 45H, Bits 7-0
Code Bits 15-8
Addr 44H, Bits 7-0
Code Bits 7-0
The length, N, of the Acquisition/Preamble symbol code is
set by the value of (N-1) stored in bits 5-0 of address 43H.
An internal counter begins the transmission with the PN
code chip corresponding to that value. The last chip transmitted per symbol is then code chip 0. Note that this convention agrees with that used for the Z87200’s PN
Matched Filter: for a code of length N, code chip (N-1) will
be the first chip transmitted and will first be processed by
Tap 0 of the PN Matched Filter; the last chip per symbol to
be transmitted, however, will be chip 0, and at that time
chip (N-1) will be processed by Tap (N-1) and chip 0 by
Tap 0 to achieve peak correlation. Operation with the subsequent data symbols is analogous.
Address 42H:
Bits 5-0 — Tx Chips per Data Symbol
The number of chips per data symbol in the transmitter is
stored in bits 5-0 of address 42H. The unsigned value must
DS96WRL0400
4-39
4
Z87200
Spread-Spectrum Transceiver
Zilog
CONTROL REGISTERS (Continued)
Address 4CH through 53H:
Data Symbol Code
Addresses 4CH to 53H contain the binary Data Symbol PN
code sequence values. The storage capacity, assignments, and operation are similar to that of the Acquisition/Preamble PN code sequence values. The configuration of the bits stored is as shown in Table 22.
Table 22. Data Symbol Codes
Addr 53H, Bits 7-0
Code Bits 63-56
••••••••••
••••••••••
Addr 4DH, Bits 7-0
Code Bits 15-8
Addr 4CH, Bits 7-0
Code Bits 7-0
Transmit Control Registers
Address 54H:
Bits 1-0 — Transmitter Overlay Select
The Z87200 incorporates programmable overlay code
generators in both the transmitter and receiver. When enabled, the selected transmitter overlay code is subtracted
from the data symbols, one overlay bit per symbol in both
BPSK and QPSK modes. No synchronization is required
since the codes in both the transmitter and the receiver are
automatically synchronized by resetting the code generators at the start of each burst. The addition of the overlay
codes randomizes the transmitted data sequence to guarantee that the spectrum of the transmitted signal will be adequately whitened and will not contain a small number of
spectral lines even when the data itself is not random.
Three transmit and receive overlay codes can be selected,
where they are each maximal length sequences with
lengths of 63, 511 and 1023 symbols. The transmitter
overlay codes are enabled and selected by the settings of
bits 1-0 of address 54H, as shown in Table 23.
4-40
Table 23. Transmitter Overlay Code Select
Bits 1-0 in
Addr. 54H
Overlay Code Length
and Polynomial
0
1
Overlay Code Disabled
2
511: 1+x-2+x-3+x-5+x-9
3
1023: 1+x-2+x-3+x-5+x-10
63: 1+x-2+x-3+x-5+x-6
Bit 2 —Transmitter Symbols Per Burst Off
Bit 2 of address 54H is not used and must always be set
low (0).
Address 55H through 56H:
Transmitter Data Symbols per Burst (bits 15-0)
The data stored as two bytes in addresses 55H (LS byte)
and 56H (MS byte) defines the number of data symbols per
burst for the transmitter. This unsigned value must range
from 1 to 65,535 (0001H to FFFFH), and the number of
data symbols per burst will be this value plus 1. Note that
the range is slightly different from that in the receiver. Once
the number of transmitted data symbols exceeds this number, the burst is assumed to have ended and the transmitter is immediately turned off. If the data value is set to
0000H, then the symbols per burst counter is disabled, permitting the Z87200 to be used for continuous transmission
of data.
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
REGISTER SUMMARY
Table 24. Register Summary
4
Contents
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
00H
01H
Bit 0
NCO Load
Integrate and Dump Filter Viewport Control
2’s C. NCO C’In
Inv. LF
RXMSMPL
Input
Receiver Baseboard Sampling Rate Control
02H
03-06H
NCO Frequency Control Word (32 bits)
07-16H
Matched Filter Acquisition/Preamble Symbol Coefficients
27H
FEP Disable
28H
MF Viewport Control
29-2AH
Acquisition/Preamble Symbol Threshold, Bits 9-0
2B-2CH
Data Symbol Threshold, Bits 9-0
2DH
Receiver Chips Per Data Symbol
2EH
Receiver Data Symbols per Burst, Bits 7-0
2FH
Missed Detects Per Burst Threshold
30H
Rx Symb/ Missed Det.
Burst Off Per Bst. Off
Half
Bypass
Symb
Max
Pulse Off Power
Sel.
Force
Cont.
Acquis.
Manual
Punctual
Man. Det.
Enable
31H
Man. Det.
32H
Man. Abort
33H
AFC Viewport Control
34H
Carry In
1/2
L2 Freeze
35H
K2 On
K1 On
LF Clr. Unused (0)
Signal Rotation Control
Dis.
K2 Gain Value
K2 Gain Value
36H
Inv. O/p
BPSK En.
Rev. I & Q
37H
Rx. En.
Tx. En.
NCO En.
38H
RXTEST7-0 Function Select
39H
Matched Filter Power Saver
3AH
Receiver Data Symbols per Burst, Bits 15-8
3BH
Receiver Overlay Sel IF Lpbk En
MF Lpbk En
40H
Inv. Symb. TXMXHP O’Bin. O/p
TX BPSK
41H
TXIFCLK Cycles per Chip
42H
Tx Chips per Data Symbol
43H
Tx Chips per Acquisition/Preamble Symbol
3C-3FH
44-4BH
Transmitter Acquisition/Preamble Code (64 bits)
4C-53H
TransmitterData Symbol Code (64 bits)
54H
DS96WRL0400
Unused (0) Transmitter Overlay
Select
4-41
Z87200
Spread-Spectrum Transceiver
Zilog
THEORY OF OPERATION
The Z87200 receiver’s downconverter circuitry allows use
of two distinct modes, where the mode chosen will depend
upon the application. In applications where the received
PN chip rate is less than approximately 1/8 of the I.F. sample clock (RXIFCLK) rate, the Z87200 can be used with a
single A/D converter (ADC) and operate in Direct I.F. Sampling Mode. For higher chip rate applications, it is necessary to use the Z87200 in the full Quadrature Sampling
Mode; that is, using a quadrature signal source, two ADCs,
and the on-chip NCO in its quadrature mode.
Using the Z87200 with a Single ADC in Direct I.F.
Sample Mode
Direct I.F. Sampling Mode allows one rather than two
ADCs to be used, as will be explained below. If appropriate
for the application, use of Direct I.F. Sampling Mode can
reduce the system cost since quadrature downconversion
with its associated 90° signal separation and the second
ADC used in Quadrature Sampling Mode are not required.
The trade-off, however, is in the lower maximum PN chip
rate that can be supported by the Z87200 in Direct I.F.
Sampling Mode as compared to the maximum rate that
can be supported by Quadrature Sampling Mode.
In Direct I.F. Sampling Mode, the sampled signal is presented as input to the receiver’s I channel input (RXIIN)
and the Q channel input (RXQIN) is held to zero (where
“zero” is defined by the ADC input format ). As a result,
only two of the four multipliers in the Downconverter’s
complex multiplier are used and the device does not make
a true single-sideband downconversion from I.F. to baseband. In Quadrature Sampling Mode, by contrast, quadrature inputs to two ADCs provide I and Q inputs to the
Z87200 and the full complex multiplier is used. An illustration of the operation of Direct I.F. Sampling Mode is shown
in the frequency domain in Figure 11, where the spectra
have been drawn asymmetrically so that spectral inversions can be readily identified.
BANDWIDTH: B
INPUT SPECTRUM
1
FREQ.
–f1
0
f1
SPECTRUM OF
SAMPLING PROCESS
2
–fSA
FREQ.
fSA
0
SPECTRUM
AFTER A/D
3
–fSA
FREQ.
–f1
0
–f1
0
f1
fSA
QUADRATURE
NCO SPECTRUM
4
FREQ.
–fSA
5
fSA
SPECTRUM AFTER MIXER
2 f1
fSA –2 f1
FREQ.
–fSA
6
0
fSA
SPECTRUM AFTER IDEAL DIGITAL LOW PASS FILTER
FREQ.
–fSA
0
fSA
Figure 11. Spectra of Signals in Direct I.F. Sampling Mode
4-42
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
The spectrum of a real input signal with center (I.F.) frequency of f1 and signal bandwidth B is shown in line 1 of
Figure 13. The bandwidth B is the two-sided bandwidth,
corresponding to a PN chip rate of 1/2 B Mcps. Note that
throughout this discussion it is assumed that the signal
bandwidth does not exceed 1/2fSA; that is, B < 1/2fSA. Otherwise, the mixing and sampling processes to be described will result in destructive in-band aliasing. Also,
clearly, the I.F. frequency must be able to support the signal bandwidth; that is, 1/2B<f1.
The input signal is sampled at the frequency fSA, where the
sampling spectrum is shown in line 2 and the resulting
spectrum is shown in line 3. As can be seen, the fundamental and harmonics of the sampling frequency result in
images of the input signal spectrum at other frequencies,
where here the images are centered about multiples of the
sampling frequency. In other words, the spectrum of the
sampled signal shown in line 3 contains aliases of the input
signal at frequencies f1 ± n fSA, where n can assume both
positive and negative integer values. Since the sampling
process is linear, no spectral inversion occurs; that is, the
original spectrum is translated along the frequency axis
with no mirror reflections of the input spectrum created.
The Z87200’s NCO provides a quadrature (sine and cosine) output that defines a complex signal. Line 4 shows its
spectrum as an impulse at frequency -f1, where the minus
sign reflects the signal’s use in downconversion and the
absence of a positive impulse at frequency +f1 results because the NCO output is truly complex. Aliases of this impulse are shown offset by integer multiples of fSA to reflect
the sampled nature of the NCO output. When the input
sampled signal of line 3 is then modulated with the complex signal of the Z87200’s quadrature NCO of line 4, the
signal spectrum after mixing is as shown in line 5. The sections shown inside the shaded areas are the aliases of the
baseband signal beyond the Nyquist frequency and are
not of concern. The signals inside the primary baseband
Nyquist region (| f |<1/2 fSA) consist of the desired signal
and a spectrally reversed or inverted image signal with
center frequency separated from that of the desired signal
by 2 f1, twice the I.F. frequency before sampling. This image signal can be removed by a subsequent ideal lowpass filter as shown in line 6.
DS96WRL0400
In Figure 13, the input signal is shown at a low I.F. frequency such that f1 < 1/2 fSA; that is, the signal is only defined
inside the primary Nyquist region. Provided, however, that
B < 1/2 fSA, that condition need not be true as long as the
input spectrum is only defined for frequencies within a nonprimary Nyquist region; that is, defined only over frequencies f such that
(n–1/2)fSA<|f|<(n+1/2)f SA
for positive integer n.
Direct I.F. Sampling Mode with this type of signal is shown
in Figure 14, where it can be seen that in line 3 the diagram’s high frequency input has the same spectrum after
sampling as does the low frequency input in Figure 11;
consequently, all subsequent operations are identical to
those in Figure 13.
This result stems from the periodic nature of sampling:
sampling an input frequency f1 is theoretically indistinguishable from sampling an input frequency (n fSA + f1) for
positive integer n and positive f1 < 1/2 fSA. A slightly different result obtains, however, when sampling an input frequency (n fSA - f1), again for positive integer n and positive
f1 < 1/2 fSA. In this case, the positions of the spectrally inverted and spectrally correct aliases will be interchanged
when compared with an input frequency of (n fSA + f1). As
a consequence, the desired baseband signal after downconversion and filtering will also be spectrally inverted.
This phenomenon is equivalent to high-side conversion;
that is, downconversion of a signal by means of a local oscillator at a frequency higher than the carrier frequency. If
the modulation type is QPSK, demodulation of a spectrally
inverted signal will result in the inversion of the Q channel
data (which can be readily corrected); if the modulation
type is BPSK, there is no effect on the demodulated data.
4-43
4
Z87200
Spread-Spectrum Transceiver
Zilog
THEORY OF OPERATION (Continued)
BANDWIDTH: B
INPUT SPECTRUM
1
FREQ.
0
–fSA – f1
fSA + f1
SPECTRUM OF
SAMPLING PROCESS
2
FREQ.
0
–fSA
fSA
SPECTRUM
AFTER A/D
3
–fSA
FREQ.
–f1
0
f1
fSA
Figure 12. Direct I.F. Sampling Mode with I.F. Frequency (fSA+f1) > Sampling Frequency fSA
The above discussion has assumed ideal low-pass filtering to recover the desired signal at baseband, but, in the
Z87200’s Downconverter, an ideal low-pass filter is not
available. The quadrature Integrate and Dump filter of the
Downconverter serves this purpose instead. The Downconverter’s Integrate and Dump filter is a decimation filter,
integrating input samples over a programmable number of
sample periods, N, so that the output sampling rate is
(1/N)th of the input sampling rate and the I.F. sampling rate
fSA is decimated to the baseband sampling rate. Since the
Z87200’s PN Matched Filter requires two samples per
chip, the baseband sampling rate must be at twice the PN
chip rate and N must equal fSA/B. When the sampling rate
is much greater than the signal bandwidth (or, equivalently, the chip rate), the Integrate and Dump filter is most effective in attenuating the unwanted aliased image. This
performance can be seen from the transfer function G(w)
of a decimation filter, where:
As an extreme worst case, if f1 = 1/4fSA and B=1/2fSA, corresponding to the highest chip rate that can be handled for
a given value of fSA, then the break frequency must be
1/2B (equal to 1/4fSA). In this example, then, N = fSA/B=2
and the attenuation provided by the Integrate and Dump filter is given by the curve of Figure 13 for values of (N f/fSA)
greater than 1/2. As can be seen, the attenuation will be at
least equal to the peak of the corresponding lobe or at
least ~13 dB. This sidelobe peak is a worst case, and
much of the alias energy outside the desired band will be
attenuated by more than 13 dB. Nonetheless, the presence of unattenuated energy from the unwanted alias degrades performance. It is for this reason that Direct I.F.
Sampling Mode is only recommended for received PN chip
rates less than 1/8 fSA; in other words, for B<1/4 fSA. The
attenuation realized by the Integrate and Dump filter is
then further determined by the choice of the I.F. frequency
f1 and the I.F. sampling rate fSA.
G(w) = sin(w’)/w’ and w’ = (2 πNf)/fSA.
Figure 13 shows a plot of the gain of this transfer function
as a function of the normalized frequency (N f/FSA). To effect the desired low-pass filter and eliminate the aliased
image in the baseband Nyquist region appearing in line 5
of Figure 11, the attenuation must be suitably high for frequencies greater than, in the worst case, 1/2 B. Given a
defined signal bandwidth B, however, judicious choice of
f1 and fSA allows a higher break frequency to be chosen,
as will be discussed.
4-44
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
4
Figure 13. G(ω) = dom (ω’)/ω’, where ω’ = (2πNf)/fSA
The choice of the I.F. frequency and sampling rate is crucial so that the unwanted alias of the signal in the baseband Nyquist region lies as far as possible from the desired signal to permit maximum attenuation. The optimum
separation of the desired signal and the unwanted alias occurs when the alias is centered at the bounds of the baseband Nyquist region, | f | =1/2 fSA as shown in Figure 14.
In this case, the desired signal is equally spaced from the
unwanted aliases in both the positive and negative frequency domains and f1 = 1/4 fSA. Consider, then, the worst
case appropriate for Direct I.F. Sampling Mode. If B<1/4
fSA as has been said to be appropriate for Direct I.F. Sampling Mode, then N=fSA/B=4, the break frequency is
3 /8 fSA or greater, and the attenuation provided by the Integrate and Dump filter is given by the curve of Figure 13
for values of (N f/fSA) greater than 3/2. Here, the attenuation is at least ~21 dB, offering much better attenuation of
the unwanted alias than in the previous worst case example. Further analysis shows that if the input SNR is 15 dB,
then the alias attenuated by 21 dB will reduce the SNR by
approximately 1 dB.
Figure 14. Optimum Condition for Bandpass Sampling
DS96WRL0400
4-45
Z87200
Spread-Spectrum Transceiver
Zilog
THEORY OF OPERATION (Continued)
The optimum choice of I.F. frequency discussed above
can be extended beyond the primary Nyquist region. Since
an I.F frequency of n fSA + f1 produces exactly the same
result for any value of n, the general condition for optimum
separation of the desired signal and the unwanted alias is:
f1 = n fSA + 1 /4 fSA and B< 1 /2 fSA
for positive integer n and positive B and f1.
And, if care is taken to handle the effect of high side conversion, the following I.F. frequencies also fulfill the optimum condition:
f1= n fSA1/4 fSA and B< 1/2 fSA
for positive integer n and positive B and f1.
Using the Z87200 with Two ADCs in Quadrature Sampling Mode
Quadrature Sampling Mode requires that quadrature I and
Q channel I.F. inputs are sampled by two ADCs and input
to the Z87200’s Downconverter. All four multipliers of the
Downconverter’s complex multiplier are then used to perform true single sideband downconversion to baseband.
Quadrature inputs imply that the input signal is complex,
and the input signal spectrum shown in line 1 of Figure 15
is thus only single-sided with no mirror image spectral
component. As a result, the image alias within the primary
Nyquist region associated with Direct I.F. Sampling Mode
does not appear and does not have to be attenuated by the
Integrate and Dump filter. As in the prior discussion, this
analysis holds as long as B < 1/2 fSA, 1/2 B < f1, and the
input spectrum is only defined for frequencies within a single Nyquist region; that is, non-zero over frequencies f
such that:
(n–1/2)fSA <|f|<(n+1/2)f SA
for positive integer n.
BANDWIDTH: B
INPUT SPECTRUM
1
FREQ.
–f1
0
f1
SPECTRUM OF
SAMPLING PROCESS
2
–fSA
FREQ.
fSA
0
SPECTRUM
AFTER A/D
3
–fSA
FREQ.
–f1
0
f1
fSA
QUADRATURE
NCO SPECTRUM
4
FREQ.
–fSA
5
–f1
0
fSA
SPECTRUM AFTER MIXER
2 f1
fSA –2 f1
FREQ.
–fSA
6
0
fSA
SPECTRUM AFTER IDEAL DIGITAL LOW PASS FILTER
FREQ.
–fSA
0
fSA
Figure 15. Spectra of Signals in Quadrature Sampling Mode
4-46
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
Differential Demodulation
As noted in the preceding text, computation of the “Dot”
and “Cross” products is fundamental to operation of the
DPSK Demodulator and Frequency Discriminator. Let Ik
and Qk represent the I and Q channel inputs, respectively,
for the kth symbol after downconversion and despreading.
The Dot and Cross products can then be defined as:
Dot(k) = Ik Ik-1 + Qk Qk-1; and,
Cross(k) = Qk Ik-1 - Ik Qk-1
In the complex domain, these products can be seen to
have been defined to form the complex conjugate product
between two input samples, one symbol apart. Let the kth
input sample, sin(k), be defined as:
sin(k) = I(k) + j Q(k),
where I(k) and Q(k) are the 8-bit peak power PN Matched
Filter I and Q channel outputs directed to the DPSK Demodulator. In polar form, sin(k) may be conveniently defined as:
sin(k) = A(k)e jØ(k)
The fixed phase rotation ωfixed has been introduced to later
simplify the decision criteria. The ability to express real and
imaginary parts of the complex conjugate product between
consecutive symbols with the Dot and Cross products is
the key to their use in DPSK demodulation.
DBPSK Demodulation
In DPSK, the phase difference between successive samples is due to the data modulation phase differences,
Ưmod, plus any induced phase rotation between symbols, Ưrot, resulting from, for example, a frequency offset
between the received signal’s I.F. and that provided by the
Downconverter. For DBPSK, the data modulation differences ∆Ømod can take only the values of 0° or 180°. Expressing the complex phase difference [Ø(k)-Ø(k-1)] in
terms of these components, the decision can be seen to be
based on:
Sout(k)=A(k) A(k-1) ejØ(k)*e-jØ(k-1)
=
A(k)*A(k1)*ej[Ưmod(k)+Ưrot(k)]
For DBPSK, only the real part of sout(k), Dot(k), is needed
to determine the modulated phase transition:
Dot(k)= A(k)*A(k-1)*cos(Ưmod(k)+Ưrot(k))
with
= ±A(k)*A(k-1)*cos(∆Ørot(k))
A(k)
Ø(k) = arctan
where the sign is determined by the transmitted data since
cos[∆Ømod(k)] = ±1* As a result,
Dot(k)≈ ±A2(k)
Simple substitution then shows that the complex conjugate
product between consecutive symbols (with an arbitrary
phase shift introduced to the previous symbol value) may
be expressed as:
sout(k)= sin(k) [s in(k–1) . ωfixed] *
if the amplitude of the signal is constant for consecutive
symbols and if the phase rotation Ưrot(k) between symbols is small. The Z87200 DPSK Demodulator can thus
use the sign of the Dot product in order to make DBPSK
symbol decisions without the introduction of any fixed
phase rotation.
= Dot(k) + j Cross(k)
where
ωfixed = arbitrary fixed phase rotation;
Dot(k)= Re[s out(k)]; and,
Cross(k)= Im[s out(k)] *
DS96WRL0400
4-47
4
Z87200
Spread-Spectrum Transceiver
Zilog
THEORY OF OPERATION (Continued)
DQPSK Demodulation
For DQPSK modulation, the possible phase shifts between successive symbols due to the modulation are 0°,
90°, 180°, and 270°. Here, introduction of a phase shift
(ωfixed) of ±45° to the previous symbol in the calculation of
the Dot and Cross products is desired in order shift the
possible phase differences to 45°, 135°, 225°, or 315° so
that the DQPSK decision boundaries coincide with the
signs of the Dot and Cross products. In the Z87200 DPSK
demodulator, phase rotation is accomplished in the signal
rotation block by the following transformation of the I and
Q channel values:
Irot(k)=[ I(k) - Q(k)]/2 for 45 ° rotation
Irot(k)=[ I(k) + Q(k)]/2 for –45 ° rotation
Qrot(k)=[ I(k) + Q(k)]/2 for 45 ° rotation
Qrot(k)=-[ I(k) + Q(k)]/2 for –45 ° rotation
The divide-by-2 is part of the signal rotation function. This
transformation is equivalent to multiplying by (1 ± j)/2 or
(1/√2)ejØ(fixed) where Øfixed is ±45°. In this case, sout(k) becomes:
sout(k)=A(k).A(k-1)*ejØ(k)*e–jØ(k-1)*[ωfixed]*
=A(k).A(k-1)*ej[∆Ømod(k)+∆Ørot(k)]* (1/√2)ejØ(fixed)
I2(K)+Q2(k)
.
( Q(k)
I(k) )
so that
Dot(k)≈(1/√2)A(k)*A(k-1)*cos(∆Ømod(k) - Øfixed)
Cross(k)≈(1/√2)A(k)*A(k-1)*sin(∆Ømod(k) - Øfixed)
where the phase rotation Ưrot(k) due to the frequency offset between symbols has been assumed negligible.
Assuming that the transmitted DQPSK modulation phasing is differentially encoded as defined in Table 3, the
phase shift between consecutive symbols should always
be set to –45°; that is, bits 1 and 0 of address 33H should
be set to 11. Similarly, when the transmission path from
modulator to demodulator does not introduce a frequency
(or phase direction) reversal, the "reverse I and Q" control
function should be disabled; that is, bit 0 of address 36H
should be set to 0. Note that, in the case of DBPSK, the
4-48
A summary of the Dot(k) and Cross(k) products for the
possible values of ∆Ømod(k) and Øfixed is shown below, illustrating how the sign of the Dot and Cross products allow
the symbol decision to be made:
Øfixed = -45°
Øfixed = +45°
Ưmod(k)
Dot(k)
Cross
(k)
Ưmod
(k)
0°
+A2
+A2
0°
+A2
–A2
90°
–A2
+A2
90°
+A2
+A2
180°
–A2
–A2
180°
–A2
+A2
270°
+A2
–A2
270°
–A2
–A2
Dot(k)
Cross
(k)
π/4 QPSK Demodulation
The Z87200 DPSK Demodulator decision logic is designed so that correct DQPSK decisions are made with a
signal rotation of Øfixed= –45°. For π/4 QPSK modulation,
however, the modulator itself inserts 45° between consecutive symbols, and the possible phase shifts between successive symbols due to modulation are 45°, 135°, 225°,
and 315°. As a result, the DPSK Demodulator should be
configured for π/4 QPSK with Øfixed=0°.
DQPSK Phasing and I/Q Channel Reversal
The Z87200 uses Differential BPSK and QPSK modulation
and demodulation, meaning that the data is modulated on
the carrier as phase changes. At the demodulator, the data
is recovered by monitoring the phase change over a symbol period.
The Z87200 provides configuration control to specifically
address DPSK phasing and I/Q channel reversal: the Signal Rotation control register, bits 0 and 1 of address 33H,
and the Reverse I and Q control register, bit 0 of address
36H. The first register causes an insertion of ±45° in phase
between consecutive symbols at the receiver, while the
second register switches the I and Q channels presented
to the DPSK demodulator. As discussed in the Z87200 appendix, the introduction of a phase shift between consecutive symbols changes the mapping of the input data with
respect to the decision boundaries defined by the "Cross"
and "Dot" product axes.
phase increments are either 0 or 180° and frequency reversal has no impact.
If frequency reversal does take place, however, correct
DQPSK demodulation can be achieved by enabling I and
Q reversal; that is, the entry into bit 0 of address 36H
should be set to 1. Frequency reversal may occur in the up
or down conversion process, depending on which mixing
product is selected for further processing. No reversal occurs when the following conditions exist: when the mixing
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
at the transmitter is performed by processing the sum frequency of the local oscillator and the modulator; when the
mixing at the receiver is performed by subtracting the local
oscillator from the incoming signal; and when the in-phase
and quadrature inputs into the I and Q analog-to-digital
converters are correctly connected such that the in-phase
component leads the quadrature component by 90°. Under these conditions, bit 0 of address 36H should be set to
0; otherwise, the I and Q channels may need to be reversed at the DPSK demodulator (by setting bit 0 of address 36H to 1) in order to achieve proper demodulation.
Frequency Error Signal Generation
The frequency discriminator function or error signal is generated based on the Dot and Cross products. The objective is an error signal that is proportional to the sine of the
phase difference between the present and prior symbol after correcting for the estimated phase increments due to
data modulation. In the Z87200 Frequency Discriminator,
the frequency error is calculated through a decision-directed cross-product algorithm and is then used with the Loop
Filter to correct the NCO frequency. Assuming an input
sin(k), where:
sin(k) =
I(k) + j Q(k),
the algorithm calculates the frequency discriminator function for DBPSK, sAFC/BPSK(k), as:
SAFC/BPSK(k)=SIGN[Dot(k)]*Cross(k)
=SIGN[Dot(k)]*A(k)*A(k-1)*sin(Ø(k)-Ø(k-1))
The final result assumes that the amplitude of the signal is
constant over consecutive symbols and shows that the
discriminator function is directly related to the change in
phase between successive symbols. Since the interval between successive symbols is fixed, the discriminator function can be interpreted as a frequency error signal.
For DQPSK signals, the Z87200 computes the discriminator function SAFC/QPSK(k) as:
SAFC/QPSK(k)=SIGN[Dot(k)] Cross(k) - SIGN[Cross(k)]
Dot(k),
where the above expression can be reduced to the same
as for DBPSK,
SAFC/QPSK(k)≈A2(k)*sin(∆Ørot(k)).
BPSK/QPSK Modulation
The Z87200 incorporates a Direct Digital Synthesizer
(DDS) to implement its on-chip BPSK/QPSK modulator. In
the Z87200 design, the NCO and thus the sampling clock
for the modulator is driven by fRXIFCLK; for this reason,
both TXIFCLK and RXIFCLK must be common if the onchip BPSK/QPSK modulator is to be used. The
BPSK/QPSK modulator can then be used to generate the
transmit output signal at a programmable IF frequency,
thereby eliminating the need for an external modulator.
Because it is a sampled data system like the Downconverter of the Z87200, however, care must be taken to ensure
that the results of aliasing do not adversely affect the output transmit signal.
=SIGN[Dot(k)]*A(k)*A(k-1)*sin( Ưmod(k) + Ưrot(k))
≈SIGN[Dot(k)]*A2(k)*cos[ ∆Ømod(k)]*sin[ ∆Ørot(k)]
≈A2(k)*sin[∆Ørot(k)]*
DS96WRL0400
4-49
4
Z87200
Spread-Spectrum Transceiver
Zilog
THEORY OF OPERATION (Continued)
In general, when a DDS is used to generate an unmodulated signal, the stepped sine wave generated by the DDS
has spectral components at integer multiples of the DDS
sampling clock. In other words, the Z87200’s BPSK/QPSK
modulator, when programmed to generate a signal at I.F.
frequency fOUT, will produce spectral components at ±fOUT
as well as at (nRXIFCLK ± fOUT), where n is a positive or
negative integer. Because of these aliases, one generally
cannot program the NCO to provide an output frequency
fOUT greater than the Nyquist frequency fRXIFCLK/2. When
the I.F. frequency fOUT is modulated, however, degradations to the output signal due to aliasing can result even
when fOUT is less than fRXIFCLK/2.
In particular, the Z87200’s PN modulation results in a
transmit signal that has a power spectral density characterizable as a sinc function (sin(x)/x) centered about the
I.F. frequency fOUT. Nulls of the sinc function occur at integer multiples of the PN chip rate, and the null-to-null signal
bandwidth of the Z87200’s transmit signal about f OUT is
twice the transmit chip rate. The presence of modulation
sidelobes and their interaction with aliases due to sampling, however, will result in distortion of the mainlobe of
the baseband component centered at fOUT unless atten-
tion is paid to the interaction of the chip rate, the I.F. frequency fOUT, and the sampling rate fRXIFCLK.
In the example of Figure 18, the spectrum drawn in bold
represents a signal where fOUT has been programmed to
be (0.4 x fRXIFCLK) and has been PN-modulated at a chip
rate of (0.1 x fRXIFCLK). The first alias of the negative frequency version of this signal appears centered about (0.6
x fRXIFCLK) and is shown as the lighter curve. As can be
seen, energy of the second and third modulation sidelobes
of the first alias is present within the mainlobe of the baseband component, resulting in distortion. One would typically filter the digital-to-analog converted output of the
Z87200’s BPSK/QPSK modulator to remove the energy
outside the modulation mainlobe, but such filtering will not
affect any aliasing distortion within the mainlobe as described here. Note that the nulls of the modulated signal
aliases in this example coincide here only due to the
choice of values for the I.F. frequency, sampling rate, and
PN chip rate; in general, the nulls will not coincide. Note
also that the filtering effect of sampling has been neglected
in this discussion — in general, the aliases will be suppressed by a second sinc function, sin(f’)/(f’), where f’ =
πf/fRXIFCLK, but this effect is not very significant for the
baseband component and first alias.
Figure 16. Spectrum of DDS modulated at 0.1 x fRXIFCLK
when carrier frequency is set to 0.4 x fRXIFCLK
4-50
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
The example of Figure 18 demonstrates that aliasing distortion of the BPSK/QPSK modulator output will result if
significant energy of the baseband component’s spectrum
falls beyond the Nyquist frequency of fRXIFCLK/2. The first
alias will then shift that energy into the region below the
Nyquist frequency and potentially interfere with the desired
signal. In Figure 19 the second and third sidelobes of the
first alias fall within the mainlobe of the baseband component, where the magnitude of this corrupting signal is approximately –13 dBc.
In Figure 20, by contrast, the level of distortion is considerably reduced by programming an I.F. frequency that increases the separation of the baseband mainlobe from the
alias mainlobe. Here, the carrier frequency has been reduced to 0.25 x fRXIFCLK, and now the fourth and fifth sidelobes of the first alias lie in the same part of the spectrum
as the baseband mainlobe, reducing the distorting energy
to approximately –23 dBc at the peak of the fourth sidelobe.
Figure 17. Spectrum of DDS modulated at 0.1 x fRXIFCLK
when carrier frequency is set to 0.25 x fRXIFCLK
DS96WRL0400
4-51
4
Z87200
Spread-Spectrum Transceiver
Zilog
THEORY OF OPERATION (Continued)
In both of the cases shown above, and especially the second, the level of the distortion is low enough so that the
performance penalty would not be very great. And, of
course, in a spread-spectrum system the effective distortion is reduced by the processing gain realized in despreading the signal at the receiver. In both of these examples, however, the PN chip rate is a very modest 10% of
the frequency of the system clock; if the chip rate is increased to 40% of fRXIFCLK, then the situation is very different, as shown in Figure 20.
In Figure 20, both the chip rate and the carrier frequency
have been set at 40% of the clock frequency. As a result,
the baseband mainlobe straddles the Nyquist frequency,
and the first alias of the mainlobe overlaps the spectrum of
the baseband mainlobe, thereby creating very significant
aliasing distortion which cannot be eliminated by filtering.
This level of distortion would severely affect the performance of the system and, in general, would be completely
unacceptable.
Figure 18. Spectrum of DDS Modulated at 0.4 x fRXIFCLK
When Carrier Frequency is set to 0.4 x fRXIFCLK
4-52
DS96WRL0400
Z87200
Spread-Spectrum Transceiver
Zilog
Reducing the carrier frequency to 25% of the clock frequency can reduce the distortion level, as shown in Figure
21. Although the distortion is still fairly severe, adequate
performance may be obtainable as a result of the system’s
processing gain, but the performance would be many dB
off the theoretical limit. As the PN chip rate of the system
increases, then so, too, does the effect of aliasing distor-
tion in the modulator, resulting in performance degradation. As a rule-of-thumb, one may restrict the I.F. frequency
to 25% of the clock frequency, but, in general, each application and combination of PN chip rate, I.F. frequency, and
TXIFCLK/RXIFCLK frequency is unique and should be
evaluated before deciding whether to use the Z87200’s internal BPSK/QPSK modulator.
Figure 19. Spectrum of DDS Modulated at 0.4 x fRXIFCLK
When Carrier Frequency is set to 0.25 x fRXIFCLK
DS96WRL0400
4-53
4