TI1 LM324-N-MIL Low-power, quad-operational amplifier Datasheet

Product
Folder
Order
Now
Technical
Documents
Support &
Community
Tools &
Software
LM324-N-MIL
SNOSD66 – JUNE 2017
LM324-N-MIL Low-Power, Quad-Operational Amplifier
1 Features
3 Description
•
•
•
The LM324-N-MIL device consists of four
independent,
high-gain,
internally
frequency
compensated operational amplifiers designed to
operate from a single power supply over a wide range
of voltages. Operation from split-power supplies is
also possible and the low-power supply current drain
is independent of the magnitude of the power supply
voltage.
1
•
•
•
•
•
•
•
•
Internally Frequency Compensated for Unity Gain
Large DC Voltage Gain 100 dB
Wide Bandwidth (Unity Gain) 1 MHz
(Temperature Compensated)
Wide Power Supply Range:
– Single Supply 3 V to 32 V
– or Dual Supplies ±1.5 V to ±16 V
Very Low Supply Current Drain (700 μA)
—Essentially Independent of Supply Voltage
Low Input Biasing Current 45 nA
(Temperature Compensated)
Low Input Offset Voltage 2 mV
and Offset Current: 5 nA
Input Common-Mode Voltage Range Includes
Ground
Differential Input Voltage Range Equal to the
Power Supply Voltage
Large Output Voltage Swing 0 V to V+ − 1.5 V
Advantages:
– Eliminates Need for Dual Supplies
– Four Internally Compensated Op Amps in a
Single Package
– Allows Direct Sensing Near GND and VOUT
also Goes to GND
– Compatible With All Forms of Logic
– Power Drain Suitable for Battery Operation
– In the Linear Mode the Input Common-Mode,
Voltage Range Includes Ground and the
Output Voltage
– Can Swing to Ground, Even Though Operated
from Only a Single Power Supply Voltage
– Unity Gain Cross Frequency is Temperature
Compensated
– Input Bias Current is Also Temperature
Compensated
Application areas include transducer amplifiers, DC
gain blocks and all the conventional op amp circuits
which now can be more easily implemented in single
power supply systems. For example, the LM324-NMIL device can directly operate off of the standard 5V power supply voltage which is used in digital
systems and easily provides the required interface
electronics without requiring the additional ±15 V
power supplies.
Device Information(1)
PART NUMBER
LM324-N-MIL
PACKAGE
BODY SIZE (NOM)
CDIP (14)
19.56 mm × 6.67 mm
PDIP (14)
19.177 mm × 6.35 mm
SOIC (14)
8.65 mm × 3.91 mm
TSSOP (14)
5.00 mm × 4.40 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Schematic Diagram
2 Applications
•
•
•
Transducer Amplifiers
DC Gain Blocks
Conventional Op Amp Circuits
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
4
4
4
4
5
6
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
7.4 Device Functional Modes.......................................... 8
8
Application and Implementation ........................ 10
8.1 Application Information............................................ 10
8.2 Typical Applications ............................................... 10
9 Power Supply Recommendations...................... 20
10 Layout................................................................... 20
10.1 Layout Guidelines ................................................. 20
10.2 Layout Example .................................................... 20
11 Device and Documentation Support ................. 21
11.1
11.2
11.3
11.4
11.5
Detailed Description .............................................. 8
7.1 Overview ................................................................... 8
7.2 Functional Block Diagram ......................................... 8
7.3 Feature Description................................................... 8
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
21
21
21
21
21
12 Mechanical, Packaging, and Orderable
Information ........................................................... 21
4 Revision History
2
DATE
REVISION
NOTES
June 2017
*
Initial release.
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
5 Pin Configuration and Functions
J Package
14-Pin CDIP
Top View
D Package
14-Pin SOIC
Top View
Pin Functions
PIN
NAME
NO.
TYPE
DESCRIPTION
OUTPUT1
1
O
Output, Channel 1
INPUT1-
2
I
Inverting Input, Channel 1
INPUT1+
3
I
Noninverting Input, Channel 1
V+
4
P
Positive Supply Voltage
INPUT2+
5
I
Nonnverting Input, Channel 2
INPUT2-
6
I
Inverting Input, Channel 2
OUTPUT2
7
O
Output, Channel 2
OUTPUT3
8
O
Output, Channel 3
INPUT3-
9
I
Inverting Input, Channel 3
INPUT3+
10
I
Noninverting Input, Channel 3
GND
11
P
Ground or Negative Supply Voltage
INPUT4+
12
I
Noninverting Input, Channel 4
INPUT4-
13
I
Inverting Input, Channel 4
OUTPUT4
14
O
Output, Channel 4
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
3
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
(1)
See
.
MIN
MAX
UNIT
32
V
32
V
Supply Voltage, V+
Differential Input Voltage
−0.3
Input Voltage
32
V
50
mA
PDIP
1130
mW
CDIP
1260
mW
SOIC Package
800
mW
260
°C
215
°C
220
°C
150
°C
Input Current (VIN < −0.3 V) (2)
Power Dissipation (3)
Output Short-Circuit to GND (One
Amplifier) (4)
Soldering Information
V+ ≤ 15 V and TA = 25°C
Dual-In-Line
Package
Continuous
Soldering (10 seconds)
Small Outline Vapor Phase (60 seconds)
Package
Infrared (15 seconds)
Storage temperature, Tstg
(1)
(2)
(3)
(4)
–65
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of
the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is
also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the op amps to go to
the V+voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and
normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than −0.3 V (at 25°C).
For operating at high temperatures, the LM324-N-MIL must be derated based on a 125°C maximum junction temperature and a thermal
resistance of 88°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The dissipation is
the total of all four amplifiers—use external resistors, where possible, to allow the amplifier to saturate of to reduce the power which is
dissipated in the integrated circuit.
Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground,
the maximum output current is approximately 40 mA independent of the magnitude of V+. At values of supply voltage in excess of 15 V,
continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result
from simultaneous shorts on all amplifiers.
6.2 ESD Ratings
V(ESD)
(1)
Electrostatic discharge
VALUE
UNIT
±250
V
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
Supply Voltage (V+ - V-)
3
32
UNIT
Operating Input Voltage on Input pins
0
V+
V
Operating junction temperature, TJ
0
70
°C
V
6.4 Thermal Information
LM324-N-MIL
THERMAL METRIC (1)
D/SOIC
UNIT
14 PINS
RθJA
(1)
4
Junction-to-ambient thermal resistance
88
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
6.5 Electrical Characteristics
V+ = +5.0V,
(1)
, unless otherwise stated
PARAMETER
TEST CONDITIONS
TYP
MAX
2
7
mV
IIN(+) or IIN(−), VCM = 0 V, TA = 25°C
45
250
nA
Input Offset Current
IIN(+) or IIN(−), VCM = 0 V, TA = 25°C
5
50
nA
Input Common-Mode Voltage Range (4)
V+ = 30 V,
TA = 25°C
V+−1.5
V
Input Offset Voltage
TA = 25°C (2)
Input Bias Current (3)
MIN
0
Over Full Temperature Range
RL = ∞ On All Op Amps,
V+ = 30 V
Supply Current
1.5
0.7
V =5V
Large Signal Voltage Gain
V+ = 15V, RL≥ 2 kΩ,
(VO = 1 V to 11 V), TA = 25°C
25
Common-Mode Rejection Ratio
DC, VCM = 0 V to V+ − 1.5 V, TA = 25°C
Power Supply Rejection Ratio
V+ = 5 V to 30 V, TA = 25°C
Amplifier-to-Amplifier
Coupling (5)
f = 1 kHz to 20 kHz, TA = 25°C
(Input Referred)
Output Current
Sink
1.2
100
V/mV
65
85
dB
65
100
dB
−120
dB
VIN+ = 1 V, VIN− = 0 V,
V+ = 15 V, VO = 2 V, TA = 25°C
20
40
mA
VIN− = 1 V, VIN+ = 0 V,
V+ = 15 V, VO = 2 V, TA = 25°C
10
20
mA
VIN− = 1 V, VIN+ = 0 V,
V+ = 15 V, VO = 200 mV, TA = 25°C
12
50
µA
Short Circuit to Ground
V+ = 15 V, TA = 25°C (6)
Input Offset Voltage
See
VOS Drift
RS = 0 Ω
Input Offset Current
IIN(+) − IIN(−), VCM = 0 V
IOS Drift
RS = 0 Ω
Input Bias Current
IIN(+) or IIN(−)
Input Common-Mode Voltage Range (4)
3
mA
+
Source
UNIT
40
60
(2)
mA
9
7
mV
µV/°C
150
10
40
+
500
nA
+
0
V = 30 V
nA
pA/°C
V
V −2
+
Large Signal Voltage Gain
Output Voltage
Swing
V = 15 V (VOSwing = 1V to 11V),
RL ≥ 2 kΩ
VOH
V+ = 30 V
VOL
V+ = 5 V, RL = 10 kΩ
Source
VO = 2 V
Output Current
Sink
(1)
(2)
(3)
(4)
(5)
(6)
15
RL = 2 kΩ
26
RL = 10 kΩ
27
V/mV
5
VIN+
VIN−
+
V
28
20
mV
= 1 V,
= 0 V,
V = 15 V
10
20
mA
VIN− = 1 V,
VIN+ = 0 V,
V+ = 15 V
5
8
mA
The LM324-N-MIL temperature specifications are limited to 0°C ≤ TA ≤ +70°C.
VO ≃ 1.4V, RS = 0 Ω with V+ from 5 V to 30 V.
The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the
state of the output so no loading change exists on the input lines.
The input common-mode voltage of either input signal voltage should not be allowed to go negative by more than 0.3 V (at 25°C). The
upper end of the common-mode voltage range is V+ − 1.5 V (at 25°C), but either or both inputs can go to 32 V without damage,
independent of the magnitude of V+.
Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This
typically can be detected as this type of capacitance increases at higher frequencies.
Short circuits from the output to V+ can cause excessive heating and eventual destruction. When considering short circuits to ground,
the maximum output current is approximately 40 mA independent of the magnitude of V+. At values of supply voltage in excess of 15 V,
continuous short-circuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result
from simultaneous shorts on all amplifiers.
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
5
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
6.6 Typical Characteristics
6
Figure 1. Input Voltage Range
Figure 2. Input Current
Figure 3. Supply Current
Figure 4. Voltage Gain
Figure 5. Open-Loop Frequency Response
Figure 6. Common Mode Rejection Ratio
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
Typical Characteristics (continued)
Figure 7. Voltage Follower Pulse Response
Figure 8. Voltage Follower Pulse Response (Small Signal)
Figure 9. Large Signal Frequency Response
Figure 10. Output Characteristics Current Sourcing
Figure 11. Output Characteristics Current Sinking
Figure 12. Current Limiting
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
7
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
7 Detailed Description
7.1 Overview
The LM324-N-MIL device is an op amp which operates with only a single power supply voltage, has truedifferential inputs, and remains in the linear mode with an input common-mode voltage of 0 VDC. This amplifier
operates over a wide range of power supply voltage with little change in performance characteristics. At 25°C
amplifier operation is possible down to a minimum supply voltage of 2.3 VDC.
7.2 Functional Block Diagram
7.3 Feature Description
The LM324-N-MIL provides a compelling balance of performance versus current consumption. The 700 μA of
supply current draw over the wide operating conditions with a 1-MHz gain-bandwidth and temperature
compensated bias currents makes the LM324-N-MIL an effective solution for large variety of applications. The
input offset voltage of 2 mV and offset current of 5 nA, along with the 45n-A bias current across a wide supply
voltage means a single design can be used in a large number of different implementations.
7.4 Device Functional Modes
Large differential input voltages can be easily accommodated and, as input differential voltage protection diodes
are not needed, no large input currents result from large differential input voltages. The differential input voltage
may be larger than V+ without damaging the device. Protection should be provided to prevent the input voltages
from going negative more than −0.3 VDC (at 25°C). An input clamp diode with a resistor to the IC input terminal
can be used.
To reduce the power supply drain, the amplifiers have a class A output stage for small signal levels which
converts to class B in a large signal mode. This allows the amplifiers to both source and sink large output
currents. Therefore both NPN and PNP external current boost transistors can be used to extend the power
capability of the basic amplifiers. The output voltage needs to raise approximately 1 diode drop above ground to
bias the on-chip vertical PNP transistor for output current sinking applications.
For ac applications, where the load is capacitively coupled to the output of the amplifier, a resistor should be
used, from the output of the amplifier to ground to increase the class A bias current and prevent crossover
distortion.
Where the load is directly coupled, as in dc applications, there is no crossover distortion.
Capacitive loads which are applied directly to the output of the amplifier reduce the loop stability margin. Values
of 50 pF can be accommodated using the worst-case non-inverting unity gain connection. Large closed loop
gains or resistive isolation should be used if larger load capacitance must be driven by the amplifier.
8
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
Device Functional Modes (continued)
The bias network of the LM324-N-MIL establishes a drain current which is independent of the magnitude of the
power supply voltage over the range of from 3 VDC to 30 VDC.
Output short circuits either to ground or to the positive power supply should be of short time duration. Units can
be destroyed, not as a result of the short circuit current causing metal fusing, but rather due to the large increase
in IC chip dissipation which will cause eventual failure due to excessive junction temperatures. Putting direct
short-circuits on more than one amplifier at a time will increase the total IC power dissipation to destructive
levels, if not properly protected with external dissipation limiting resistors in series with the output leads of the
amplifiers. The larger value of output source current which is available at 25°C provides a larger output current
capability at elevated temperatures (see Typical Characteristics) than a standard IC op amp.
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
9
LM324-N-MIL
SNOSD66 – JUNE 2017
8
www.ti.com
Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The LM324-N-MIL amplifier is specified for operation from 3 V to 32 V (±1.5 V to ±16 V). Many of the
specifications apply from –40°C to 125°C. Parameters that can exhibit significant variance with regards to
operating voltage or temperature are presented in Typical Characteristics.
8.2 Typical Applications
Figure 13 emphasizes operation on only a single power supply voltage. If complementary power supplies are
available, all of the standard op amp circuits can be used. In general, introducing a pseudo-ground (a bias
voltage reference of V+/2) will allow operation above and below this value in single power supply systems. Many
application circuits are shown which take advantage of the wide input common-mode voltage range which
includes ground. In most cases, input biasing is not required and input voltages which range to ground can easily
be accommodated.
8.2.1 Non-Inverting DC Gain (0 V Input = 0 V Output)
*R not needed due to temperature independent IIN
Figure 13. Non-Inverting Amplifier with G = 100
8.2.1.1 Design Requirements
For this example application, the required signal gain is a non-inverting 100x±5% with a supply voltage of 5 V.
8.2.1.2 Detailed Design Procedure
Using the equation for a non-inverting gain configuration, Av = 1+R2/R1. Setting the R1 to 10 kΩ, R2 is 99 times
larger than R1, which is 990 kΩ. A 1MΩ is more readily available, and provides a gain of 101, which is within the
desired specification.
10
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
Typical Applications (continued)
The gain-frequency characteristic of the amplifier and its feedback network must be such that oscillation does not
occur. To meet this condition, the phase shift through amplifier and feedback network must never exceed 180°
for any frequency where the gain of the amplifier and its feedback network is greater than unity. In practical
applications, the phase shift should not approach 180° since this is the situation of conditional stability. Obviously
the most critical case occurs when the attenuation of the feedback network is zero.
8.2.1.3 Application Curve
Figure 14. Non-Inverting Amplified Response Curve
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
11
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
Typical Applications (continued)
8.2.2 Other Application Circuits at V+ = 5.0 VDC
Where: V0 = 0 VDC for VIN = 0 VDC
Where: V0 = V1 + V2 − V3 − V4
AV = 10
(V1 + V2) ≥ (V3 + V4) to keep VO > 0 VDC
Figure 15. DC Summing Amplifier
(VIN'S ≥ 0 VDC And VO ≥ VDC)
Figure 16. Power Amplifier
fo = 1 kHz
Figure 17. LED Driver
12
Q = 50
AV = 100 (40 dB)
Figure 18. “BI-QUAD” RC Active Bandpass Filter
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
Typical Applications (continued)
Figure 19. Fixed Current Sources
*(Increase R1 for IL small)
Figure 20. Lamp Driver
Figure 21. Current Monitor
Figure 22. Driving TTL
Figure 23. Voltage Follower
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
13
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
Typical Applications (continued)
Figure 24. Pulse Generator
Figure 25. Squarewave Oscillator
IO = 1 amp/volt VIN (Increase RE for Io small)
Figure 26. Pulse Generator
14
Figure 27. High Compliance Current Sink
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
Typical Applications (continued)
Figure 28. Low Drift Peak Detector
Figure 29. Comparator With Hysteresis
*Wide control voltage range:
0 VDC ≤ VC ≤ 2 (V+ −1.5 VDC)
VO = VR
Figure 30. Ground Referencing a Differential Input
Signal
Figure 31. Voltage Controlled Oscillator Circuit
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
15
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
Typical Applications (continued)
Q=1
AV = 2
Figure 32. Photo Voltaic-Cell Amplifier
Figure 33. DC Coupled Low-Pass RC Active Filter
Figure 34. AC Coupled Inverting Amplifier
Figure 35. AC Coupled Non-Inverting Amplifier
16
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
Typical Applications (continued)
Figure 36. High Input Z, DC Differential Amplifier
Figure 37. High Input Z Adjustable-Gain DC Instrumentation Amplifier
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
17
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
Typical Applications (continued)
Figure 38. Bridge Current Amplifier
Figure 39. Using Symmetrical Amplifiers to Reduce Input Current (General Concept)
18
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
Typical Applications (continued)
fO = 1 kHz
Q = 25
Figure 40. Bandpass Active Filter
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
19
LM324-N-MIL
SNOSD66 – JUNE 2017
www.ti.com
9 Power Supply Recommendations
The pinouts of the package have been designed to simplify PC board layouts. Inverting inputs are adjacent to
outputs for all of the amplifiers and the outputs have also been placed at the corners of the package (pins 1, 7, 8,
and 14).
Precautions should be taken to insure that the power supply for the integrated circuit never becomes reversed in
polarity or that the unit is not inadvertently installed backwards in a test socket as an unlimited current surge
through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a
destroyed unit.
10 Layout
10.1 Layout Guidelines
The V + pin should be bypassed to ground with a low-ESR capacitor. The optimum placement is closest to the V
+ and ground pins.
Take care to minimize the loop area formed by the bypass capacitor connection between V + and ground.
The ground pin should be connected to the PCB ground plane at the pin of the device.
The feedback components should be placed as close to the device as possible minimizing strays.
10.2 Layout Example
GND
2
VOUTD
2
VOUTA
VOUTA
1
VINA
1
IN-A
2
IN+A
GND
1
IN-A
IN-A
IN+A
1
GND
2
V+
V+
1: VOUTA
VIND
VINC
2
GND
GND
GND
GND
2
GND
14: VOUTD VOUTD
2: IN-A
13: IN-D
3: IN+A
12: IN+D
4: V+
11: GND
1
IN-D
IN-D
1
IN-D
1
VIND
2
IN+D
IN+D
GND
NC
VI
IN-B
1
IN-B
1
IN-B
2
GND
2
VOUTB
IN+C
6: IN-B
9: IN-C
IN-C
7: VOUTB
2
IN+C
1
VINC
1
IN-C
1
IN-C
2
VOUTC
2
GND
VINC
8: VOUTC VOUTC
GND
VOUTB
10: IN+C
VOUTD
1
VINB
5: IN+B
VOUTA
IN+B
2
IN+B
GND
GND
Figure 41. Layout Example
20
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
LM324-N-MIL
www.ti.com
SNOSD66 – JUNE 2017
11 Device and Documentation Support
11.1 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.2 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
11.4 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
11.5 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
Product Folder Links: LM324-N-MIL
21
PACKAGE OPTION ADDENDUM
www.ti.com
29-Jun-2017
PACKAGING INFORMATION
Orderable Device
Status
(1)
LM324J
ACTIVE
Package Type Package Pins Package
Drawing
Qty
CDIP
J
14
25
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
TBD
Call TI
Call TI
Op Temp (°C)
Device Marking
(4/5)
0 to 70
LM324J
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
PACKAGE OUTLINE
J0014A
CDIP - 5.08 mm max height
SCALE 0.900
CERAMIC DUAL IN LINE PACKAGE
PIN 1 ID
(OPTIONAL)
A
4X .005 MIN
[0.13]
.015-.060 TYP
[0.38-1.52]
1
14
12X .100
[2.54]
14X .014-.026
[0.36-0.66]
14X .045-.065
[1.15-1.65]
.010 [0.25] C A B
.754-.785
[19.15-19.94]
8
7
B
.245-.283
[6.22-7.19]
.2 MAX TYP
[5.08]
C
.13 MIN TYP
[3.3]
SEATING PLANE
.308-.314
[7.83-7.97]
AT GAGE PLANE
.015 GAGE PLANE
[0.38]
0 -15
TYP
14X .008-.014
[0.2-0.36]
4214771/A 05/2017
NOTES:
1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for
reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermitically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.
www.ti.com
EXAMPLE BOARD LAYOUT
J0014A
CDIP - 5.08 mm max height
CERAMIC DUAL IN LINE PACKAGE
(.300 ) TYP
[7.62]
SEE DETAIL A
SEE DETAIL B
1
14
12X (.100 )
[2.54]
SYMM
14X ( .039)
[1]
8
7
SYMM
LAND PATTERN EXAMPLE
NON-SOLDER MASK DEFINED
SCALE: 5X
.002 MAX
[0.05]
ALL AROUND
(.063)
[1.6]
METAL
( .063)
[1.6]
SOLDER MASK
OPENING
METAL
(R.002 ) TYP
[0.05]
.002 MAX
[0.05]
ALL AROUND
SOLDER MASK
OPENING
DETAIL A
DETAIL B
SCALE: 15X
13X, SCALE: 15X
4214771/A 05/2017
www.ti.com
MECHANICAL DATA
NFF0014A
N0014A
N14A (Rev G)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s noncompliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated