ETC2 IPS21C-SO-G-LF Precision feedback controllers fixed and ptat reference Datasheet

Power Management IPS20 and IPS21
IN-PLUG® series: IPS20 and IPS21
Precision Feedback Controllers
Fixed and PTAT references
REV5
FEATURES
• Dual precision regulators for SMPS voltage and
INTRODUCTION
DESCRIPTION
IN-PLUG® IPS20 & IPS21 Integrated Circuits are
low-voltage current sensing feedback controllers used
in Switch Mode Power Supplies to control load-side
current and voltage. They have been designed to limit
the power dissipated in the sensing circuitry for high
output current applications that require current
limiting. They also provide excellent loop stability
and superb transient response. They both incorporate a
4V shunt regulator for maximum flexibility to power
the chip.
The IPS20 and IPS21 only differ by the characteristics
of the current sensing references.
The IPS20 incorporates a trimmed 54mV reference
with a positive temperature coefficient which closely
matches that of a PCB copper trace. This copper trace
sensing method can be used inexpensively with very
low associated power losses.
The IPS21 incorporates a temperature compensated
100mV reference for more conventional resistors.
Both controllers feature the same voltage regulator
section with a trimmed temperature stable voltage
reference of 1.19V. This allows the output voltage of
the SMPS to be set to any value down to about 1.2V.
The IPS20 and IPS21 are suitable for any SMPS and
any make of SMPS controllers, including flyback,
forward, PFC and DC/DC solutions.
These flyback controllers work best in complement
with the IN-PLUG® family of IPS1x flyback
controllers, IPS10x PFC controllers and IPS20x PushPull controllers.
© Copyright 2006-2009 - ASIC Advantage, Inc.
•
•
•
•
•
•
current control
Output currents up to 50A
Output voltage down to 1.2V
54mV or 100mV current sensing voltage
1.19V voltage reference
Operates with grounded optocoupler
4V shunt regulator for VCC supply
APPLICATIONS
• Fast chargers for power tools and other
•
•
•
applications
Battery eliminators
Industrial and bench-type power supplies
Distributed power systems
PIN CONFIGURATION: DIP-8 / SOIC-8
VCC
1
VS
4
GND
OUT (-)
IPS20
IPS21
VCOMP
OPTO
8
IS
5
ICOMP
ORDERING INFORMATION
For part number, packaging, and ordering
information, please refer to the second-to-last page of
this datasheet.
AADS00001/AA743
- Revision 5– Dec 2008
1 / 12
Power Management IPS20 and IPS21
FUNCTIONAL BLOCK DIAGRAM
4V Shunt Regulator
VCC
8
1
Trimmed 1.25V
Temp. Stable
Bandgap Regulator
7
VS
2
6
VCOMP
OPTO
3
OUT (-)
IS
_
+
+
_
VOLTAGE
ERROR
AMPLIFIER
GND
Trimmed
Current Sensing
50mV PTAT
100mV Temp.Stable
CURRENT
ERROR
AMPLIFIER
5
OPTOCOUPLER
CURRENT-SOURCE
CONTROL
ICOMP
4
IPS20 / IPS21
PIN DESCRIPTION
PIN
Description
1- VCC
IC positive supply pin.
The chip behaves like a 4 volt zener diode referenced to GND
2- VS
Voltage sensing pin.
This is the inverting input of the voltage error amplifier. The positive input of the amplifier is connected
to an internal trimmed 1.20V voltage reference. An external voltage divider connected to this point sets
the output voltage. This pin is also used for voltage loop compensation when required.
3- VCOMP
Voltage loop compensation pin.
This is the output of the voltage error amplifier. The voltage loop compensation network, when required,
is connected between this point and VS pin. Please note that this pin is not a zero-impedance node (1KΩ
nominal).
4- OPTO
Optocoupler driver pin.
This pin drives and external optocoupler connected to GND. A current-mode drive is used for maximum
noise rejection.
5- ICOMP
Current loop compensation pin. (similar to VCOMP)
This is the output of the current error amplifier. The current loop compensation network, when required,
is connected between this point and the IS pin. Please note that this is not a zero-impedance point (1KΩ
nominal).
6- IS
Current sensing pin.
This pin is the inverting input of the current sense amplifier. The positive input of the amplifier is
connected to an internal trimmed reference. The sensing threshold is 50mV PTAT (IPS20) or 100mV
constant (IPS21). This pin should be connected through a resistor to the external current sensing resistor.
7- OUT (-)
Negative output pin.
This pin is the negative side of the 1.20V trimmed voltage reference. It should be connected to the
negative output of the SMPS.
8- GND
Ground pin.
This is the most negative IC pin. The first output decoupling capacitor should return to it. Do not confuse
this pin with the IS pin and the OUT(-) pin which are described above.
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
2 / 12
Power Management IPS20 and IPS21
TYPICAL FEEDBACK CIRCUITRY WITH CONTROL OF PRIMARY FLYBACK CONVERTER
L1
D1
IN+
OUT+
SCHOTTKY
DC or Rectified AC
+
+
IN+
FLYBACK
C5
R3
RV1
C6
OUTPUT
TX1
U1
CONVERTER
C1
1
2
3
4
R1
VCC
GND
VSENSE OUT(-)
VCOMP
IS
OPTO ICOMP
IPS20/21
RV2
8
7
6
5
R2
U2
OUT-
C3
C2
R4
C4
RISENSE
SecondaryGND
OPTOCOUPLER
Fig. 1
1) Current limiting:
The current limiting is adjustable through RISENSE
2) Regulated Voltage:
The regulated voltage is adjustable through RV1 and RV2
3) Compensation
The voltage-control trans-conductance operational amplifier can be fully compensated. Both of its compensation
pins are directly accessible for external compensation components.
The suitable compensation network is shown in Fig.1. It consists of a capacitor C1 and a resistor R1in series,
connected in parallel with another capacitor C2.
The current-control trans-conductance operational amplifier can be fully compensated. Both of its compensation
pins are directly accessible for external compensation components.
The suitable compensation network is shown in Fig.1. It consists of a resistor R2 and a capacitor
C2 in series, in parallel with a capacitor C3. Resistor R4 provides the input impedance that the compensation
network works with. Capacitor C4, with R4, implements a small amount of filtering.
Determination of Vout (Output Voltage):
Determination of Ilimit (Current Limit):
Vout = VSENSE x (RV1+RV2)/ RV2
Ilimit = IS threshold / RISENSE
(Nominal VSENSE = 1.19V)
Nominal IS threshold :
IPS20= 54mV
IPS21= 100mV
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
3 / 12
Power Management IPS20 and IPS21
IN-PLUG® IPS20 and IPS21
FUNCTIONAL DESCRIPTION
IPS20 and IPS21 are highly integrated feedback solutions for Switch Mode Power Supplies applications requiring
constant voltage and constant current mode. They were especially designed to reduce the power dissipated in the
load-side current sensing resistor of power supplies with high output current They provide precise voltage and
current regulation that can be fully and independently adjusted. They source the current necessary to drive a groundreferred optocoupler connected to the line side controller.
They both incorporate the same trimmed temperature compensated 1.2V reference to set the output voltage. They
only differ by the characteristics of the current sensing references. The IPS20 features a trimmed 50mV reference
with a positive temperature coefficient which closely matches that of a PCB copper trace. This copper trace sensing
method can be used inexpensively with very low associated power losses. The IPS21 incorporates a constant 100mV
reference for more conventional resistors.
Both the output voltage and current sense can be independently adjusted through respectively RV1/RV2 and
RISENSE (FIG.1) This information is presented to the IPS20/21 controller, which drives the optocoupler through the
OPTO current-mode output pin.
The shunt regulator operates like a zener diode, keeping the chip supply voltage at about 4 volts. At start-up, when
the 4 volts are reached, the controller starts normal operation. The overall chip consumption in this case is about 600
μA.
If the IPS20 or IPS21 Vcc is connected to the converter output voltage, then under start-up or short-circuit
conditions, the IPS20/21 isn’t supplied with a high enough voltage. This is due to the fact that the chip has its power
supply line in common with the power supply line of the system. Therefore, the current limitation can only be
ensured by the primary PWM module, that should be chosen accordingly.
If the primary current limitation is considered not to be precise enough for the application, then a sufficient supply
for the IPS20/21 has to be ensured under any condition. It would then be necessary to add some circuitry to supply
the chip with a separate power line.
FIG.2 OUTPUT VOLTAGE VERSUS OUTPUT CURRENT
The schematic in Figure 3 below shows how to realize a low-cost power supply for the IPS20/21 (with no additional
winding). Please pay attention to the fact that in the particular case presented here, this low-cost power supply can
reach voltages as high as twice the voltage of the regulated line.
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
4 / 12
Power Management IPS20 and IPS21
AUXILLIARY POWER SUPPLY
This simple circuitry allows to supply the chip with a separate power line. In case of short-circuit, when Vout+ <
Vcc, the chip still keeps working properly and limits the output current to its maximum targeted value.
VOUT+
D2Auxilliary Power Supply
TR1
DIODE
+ C2
R1
C3
U1
D1
1
2
3
4
SCHOTTKY
8
7
6
5
VCC
GND
VSENSE OUT(-)
VCOMP
IS
OPTO ICOMP
IPS20/21
+ C1
R2
VOUT-
DERIVATIVE OF AAI’s PATENTED SNUBBER NETWORK
This technique powers the feedback controller under all circumstances including short-circuits and is especially
suitable for flyback, PFC and forward converters.
D1
VOUT+
TR1
snubber network
SCHOTTKY
C1
R1
+
D2
C3
U1
+
1
2
3
4
C4 D3
+
VCC
GND
VSENSE OUT(-)
VCOMP
IS
OPTO ICOMP
8
7
6
5
IPS20/21
C2
R2
VOUT-
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
5 / 12
Power Management IPS20 and IPS21
ELECTRICAL CHARACTERISTICS
ABSOLUTE MAXIMUM RATING
Characteristics
IPS 20 and IPS21 Max ICC (4V shunt regulator)
Opto sourcing current with external resistor
Value
UNITS
140
mA
20
mA
Operating junction temperature
- 40 to 150
Storage temperature range
- 55 to 150
Lead temperature (3 mm from case for 5 sec.)
PARAMETER
260
TEST CONDITIONS
PARAMETERS
UNITS
MIN.
TYP.
MAX.
ICC = 1 to 30 mA
3.8
4
4.2
V
1 to 50 mA
-
1
3
Ω
-
100
-
mA
-
-
600
μΑ
IOPTO = 500 μA
Zin=10KΩ
1.17
1.19
1.21
V
IOPTO= 500 μA, -40°C to +85°C
(see figure 2)
-
+/- 3
+/- 6
mV
-
1
-
KΩ
Supply, Bias
Shunt regulator voltage
Shunt regulator dynamic
resistance (see figure 1)
Shunt regulator max peak
repetitive current
Min ICC to ensure operation
(internal current)
°C
Voltage Regulation
VSENSE threshold (note1)
VSENSE threshold variation with
temperature
Output impedance of VCOMP
Voltage gain to VCOMP
(see figure 7)
-
115
-
dB
Unity gain bandwidth
(see figure 7)
-
500
-
KHz
Phase margin in unity gain
-
82
-
Degrees
VSENSE Input current
-
1.0
μA
Transconductance from VSENSE
to OPTO
Max OPTO output sourcing
current without ext. resistor
Max OPTO output sourcing
current with ext. resistor
@ VCC = 2.5V
-
4
-
mA/mV
1.2
-
-
mA
10
-
-
mA
52
54
56
mV
-
0.16
-
mV /°C
97
99
101
mV
-
3
-
μV/°C
-
1
-
ΚΩ
-
138
-
dB
(see figure 5)
@ VCC = 5V
(see figure 5)
@ VCC = 2.5V
(see figure 3)
Current Limiting
ISENSE threshold (IPS20)
ISENSE threshold variation with
temperature (IPS20)
ISENSE threshold (IPS21)
ISENSE threshold variation with
temperature (IPS21)
ICC = 1 mA
(see figure 3)
ICC = 1 mA, -40°C to +85°C
(see figure 3)
ICC = 1 mA
(see figure 4)
ICC = 1 mA, -40°C to +85°C
(see figure 4)
Output impedance of ICOMP
Voltage gain to ICOMP
(see figure 8)
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
6 / 12
Power Management IPS20 and IPS21
Unity gain bandwidth to ICOMP
(see figure 8)
-
2
-
MHz
Phase margin in unity gain
-
54
-
Degrees
ISENSE Input current
-
-1.0
uA
Transconductance from ISENSE
to OPTO
(see figure 6a & 6b)
IPS20: 6a, IPS21: 6b
Max OPTO output sourcing
current without ext. resistor
@ VCC = 1.30V
-
60
-
mA/mV
1.2
-
-
mA
10
-
-
mA
(see figure 5)
Max OPTO output sourcing
current with ext. resistor
@ VCC = 2.5V
(see figure 5)
Note1: Tighter tolerances to 0.5% available upon request.
Note2: All values are @ 25°C unless otherwise specified.
Note3: Electrical parameters, although guaranteed, are not all 100% tested in production.
Figure 1: IPS20 and IPS21 4V Shunt Regulator Icc
300
Icc (mA)
250
200
150
100
50
0
0
1
2
3
4
5
6
Shunt Voltage (V)
Figure 2: IPS20 & IPS21 Trimmed 1.20V Reference
1.2
1.195
Vref (V)
1.19
1.185
1.18
1.175
1.17
-40
-20
0
20
40
60
80
100
120
Temp (°C)
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
7 / 12
Power Management IPS20 and IPS21
Figure 3: IPS20 Ref. with copper temperature drift compensation
50mV Reference (mV)
70
65
60
55
50
45
40
-40
-20
0
20
40
60
80
100
Temperature (°C)
Figure 4: IPS21 100mV Reference
100
99.5
100mV Ref. (mV)
99
98.5
98
97.5
-50
-30
97
-10
10
30
50
70
90
110
130
Temperature (°C)
Figure 5: Transfer function of the voltage regulation
2
1.8
Opto current (mA)
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
1.185
1.186
1.187
1.188
1.189
1.19
Vsense (V)
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
8 / 12
Power Management IPS20 and IPS21
Opto current (mA)
Figure 6a: Transfer Function of the IPS20 Current Regulation
2.2
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
-0.247.5
48
48.5
49
49.5
50
50.5
51
ISENSE (mV)
Figure 6b: Transfer function of the IPS21 current regulation
2
1.8
Opto current (mA)
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2
0
98.5
98.6
98.7
98.8
98.9
99
99.1
99.2
99.3
99.4
99.5
Isense (mV)
Fig 7: Open loop gain of VSENSE amplifier without compensation
140
120
100
Gain (dB)
80
60
40
20
0
-20
0.001
0.01
0.1
1
10
100
1000
10000
100000
1000000
Frequency (Hz)
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
9 / 12
Power Management IPS20 and IPS21
Fig 8: Open loop gain of Isense amplifier without compensation
160
140
120
Gain (dB)
100
80
60
40
20
0
-20
-40
0.001
0.01
0.1
1
10
100
1000
10000
100000
1000000
10000000
Frequency (Hz)
APPLICATION INFORMATION
The IPS20 and IPS21 chips are intended for use as voltage feedback control and current limiting on the secondary
side of switching power supplies.
Powering the chip (Pin 1 - VCC and Pin 8 - GND)
The VCC pin acts like a 4 volt zener. This is a different chip-power concept than the IPS25, a self-powered feedback
controller, optimized for output currents below 1A (see IPS25 datasheet for details). The GND pin is the lowest
voltage the chip sees. What this means is that in a typical “positive output voltage with current sense resistor”
application, the GND pin DOES NOT go to the negative output pin of the power supply, rather it goes to the
“transformer side” of the current-sense resistor. No input voltage should be greater than VCC or less than GND. It is
recommended as good engineering practice to have a decoupling capacitor from VCC-to GND of 10uF. The intended
design implementation for powering the chip is to have a resistor from VCC to either the output voltage or a separate
supply.This resistor should be sized such that at minimum supply voltage (and subtracting 4 volts for the VCC
voltage), there is enough current to operate the chip (3mA) plus supply the optoisolator.
Tips for lab experiments
The IPS20/21 are fabricated in a low-voltage IC process (lower than the IPS25). This means that they can be
damaged with pin voltages greater than 7 volts. When testing designs using an IPS20/21, it is typical to perform
debug with a laboratory current-limited external power supply attached to the VCC pin. This external supply should
be set for around 5 volts and 10 milliamps. It is possible to damage an IPS20/21 if one of these lab supplies is set for
(say) 12 volts and 10 milliamps, the lab supply is powered-on, and then the lab supply is connected to the IPS20/21,
because the VCC voltage will be 12 volts (in this example) until the IPS20/21 starts conducting current and
discharges any output capacitance in the lab supply.
Note that the overcurrent performance of a power supply using an IPS20/21 will be different based on whether the
chip is powered by the output (where the VCC supply will be collapsing) versus from an independent supply. The
user should be sure to check that the output voltage and current characteristics during overcurrent conditions meet
his/her specific needs. During startup and short-circuit conditions, the IPS20/21 may not have enough supply voltage
to operate. In this situation, the output current limitation must come from the primary side PWM module, and must
be designed accordingly.
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
10 / 12
Power Management IPS20 and IPS21
VSENSE (Pin 2), VCOMP (Pin 3)
The internal voltage reference for voltage feedback is 1.19 volts. The output voltage being sensed/regulated should
have a voltage divider to 1.19 volts connected to pin 2. For good voltage feedback loop performance, no capacitor
should be connected from pin 2 to ground. The recommended series-RC component values from pin 2 to pin 3 to
roll-off the loop gain are 10k ohms and 68nF.
OPTO (Pin 4)
The OPTO pin is a current source (unlike a shunt regulator like the TL431, which is a current sink). The intended
connection for the voltage feedback network is to connect the OPTO pin to the anode of the photodiode in an
optoisolator, with the cathode of the photodiode connected to ground. The IPS20/21 use very little current to operate,
but the user is reminded that the OPTO current being sourced comes through the VCC pin.
ICOMP (Pin 5) and IS (Pin 6)
The current sense resistor connects between IS and GND. For a positive output power supply, IS is the negative
output pin. The internal voltage reference for current limiting (50 millivolts for IPS20, 100 millivolts for IPS21) is
referenced to GND. The recommended component values from pin 5 to pin 6 to roll-off the loop gain are a series 10k
ohms and 220pF, in parallel with 68nF. To reduce susceptability to noise spikes, an additional RC filter network
might be desireable from IS to GND (refer to the Typical Application Schematic Figure 1 above).
OUT(-) (Pin 7)
The negative side of the internal voltage reference for voltage feedback is connected here. For a typical application
with a positive output voltage and a current sense resistor, this pin connects to the more-negative pin of the output
voltage. This configuration allows the voltage feedback to compensate for the voltage drop across the current sense
resistor (which will vary with load).
EVALUATION BOARD
There is an evaluation board (AAEV2021) available for the IPS20 and IPS21 feedback controllers. Contact AAI
Marketing for more details. There are also benchmark/reference designs available that include AAI Flyback
Controllers, and Application Notes.
PACKAGE DIMENSIONS AND MARKING
The IPS20 and IPS21 are available in plastic 8-pin DIP and plastic 8-pin SOIC packages. Refer to the latest version
of specification AAPS001 (ASIC Advantage’s “Package Numbering, Marking, and Outline Standard”, available at
www.asicadvantage.com) for specific information concerning the package dimensions and package marking.
Part Number/Tube
Part Number/Tape&Reel
Package
IPS20C-D-G-LF
IPS21C-D-G-LF
NA
8-Pin PDIP
0°C to +70°C
Commercial
IPS20I-D-G-LF
IPS21I-D-G-LF
NA
8-Pin PDIP
-40°C to +85°C
Industrial
IPS20C-SO-G-LF
IPS21C-SO-G-LF
IPS20C-SO-G-LF-TR
IPS21C-SO-G-LF-TR
8-Pin SOIC
0°C to +70°C
Commercial
IPS20I-SO-G-LF
IPC21I-SO-G-LF
IPS20I-SO-G-LF-TR
IPC21I-SO-G-LF-TR
8-Pin SOIC
-40°C to +85°C
Industrial
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
Temperature Range
- Revision 5– Dec 2008
11 / 12
Power Management IPS20 and IPS21
The following is a brief overview of certain terms and conditions of sale of product. For a full and complete copy of
all the General Terms and Conditions of Sale, visit our webpage http://www.asicadvantage.com/terms.htm.
LIMITED WARRANTY
The product is warranted that it will conform to the applicable specifications and be free of defects for one year.
Buyer is responsible for selection of, use of and results obtained from use of the product. Buyer indemnifies and
holds ASIC Advantage, Inc. harmless for claims arising out of the application of ASIC Advantage, Inc.’s products to
Buyer’s designs. Applications described herein or in any catalogs, advertisements or other documents are for
illustrative purposes only.
CRITICAL APPLICATIONS
Products are not authorized for use in critical applications including aerospace and life support applications. Use of
products in these applications is fully at the risk of the Buyer. Critical applications include any system or device
whose failure to perform can result in significant injury to the user.
LETHAL VOLTAGES
Lethal voltages could be present in the applications. Please comply with all applicable safety regulations.
INTELLECTUAL PROPERTY RIGHTS AND PROPRIETARY DATA
ASIC Advantage, Inc. retains all intellectual property rights in the products. Sale of products does not confer on
Buyer any license to the intellectual property. ASIC Advantage, Inc. reserves the right to make changes without
notice to the products at any time. Buyer agrees not to use or disclose ASIC Advantage Inc.’s proprietary
information without written consent.
TRADEMARKS AND PATENTS
- IN-PLUG® is a registered trademark of ASIC Advantage, Inc.
- AAI’s modified snubber network is patented under the US Patent # 6,233,165. IN-PLUG® Customers are granted
a royalty-free licence for its utilization, provision the parts are purchased factory direct or from an authorized agent.
PROTECTION FOR CUSTOM IN-PLUG® SOLUTIONS
When AAI accepts to design and manufacture IN-PLUG® products to Buyer’s designs or specifications, buyer has
certain obligations to provide defense in a suit or proceeding claiming infringement of a patent, copyright or
trademark or for misappropriation of use of any trade secrets or for unfair competition.
COMPLIANCE WITH LAWS
Buyer agrees that at all times it will comply with all applicable federal, state, municipal, and local laws, orders and
regulations. Buyer agrees to comply with all applicable restrictions on exports and re-exports including obtaining any
required U.S. Government license, authorization, or approval. Buyer shall pay any duties, levies, taxes, brokerage
fees, or customs fees imposed on the products.
TITLE AND DELIVERY
All shipments of goods shall be delivered ExWorks, Sunnyvale, CA, U.S.A. Title in the goods shall not pass to Buyer
until ASIC Advantage, Inc. has received in full all amounts owed by Buyer.
LATEST DATASHEET UPDATES
For the latest datasheet updates, visit our web page: http://www.in-plug.com/datasheets.htm.
WORLDWIDE REPRESENTATIVES
To access AAI’s list of worldwide representatives , visit our web page http://www.in-plug.com/representatives.htm
COPYRIGHTS
Copyrights and all other proprietary rights in the Content rests with ASIC Advantage Inc. (AAI) or its licensors. All rights in
the Content not expressly granted herein are reserved. Except as otherwise provided, the Content published on this
document may be reproduced or distributed in unmodified form for personal non-commercial use only. Any other use of the
Content, including without limitation distribution, reproduction, modification, display or transmission without the prior written
consent of AAI is strictly prohibited. All copyright and other proprietary notices shall be retained on all reproductions.
ASIC Advantage INC.
1290-B Reamwood Ave, Sunnyvale California 94089, USA
Tel: (1) 408-541-8686 Fax: (1) 408-541-8675
Websites: http://www.in-plug.com - http://www.asicadvantage.com
© Copyright 2006-2009 - ASIC Advantage, Inc.
AADS00001/AA743
- Revision 5– Dec 2008
12 / 12
Similar pages