MPM3804 0.6A, 5.5V Input Step-Down Module Synchronous Regulator with Integrated Inductor in Ultra-Small 2x2x0.9mm QFN Package DESCRIPTION FEATURES The MPM3804 is a monolithic, step-down, switch-mode converter with built-in, internal power MOSFETs and an inductor. The MPM3804 achieves 0.6A of continuous output current from a 2.3V to 5.5V input voltage range with excellent load and line regulation. The output voltage can be regulated as low as 0.6V. Only input capacitors, output capacitors, and feedback (FB) resistors are required to complete the design. The constant-on-time (COT) control scheme provides a fast transient response, high light-load efficiency, and easy loop stabilization. Full protection features include cycle-by-cycle current limiting and thermal shutdown. The MPM3804 is ideal for a wide range of applications, including high-performance DSPs, wireless power, portable and mobile devices, and other low-power systems. The MPM3804 requires a minimal number of readily available, standard, external components and is available in an ultra-small QFN-10 (2mmx2mm) package. Up to 91% Peak Efficiency Low IQ: 11μA Wide 2.3V to 5.5V Operating Input Range Output Voltage as Low as 0.6V 100% Duty Cycle in Dropout 0.6A Output Current 120mΩ and 80mΩ Internal Power MOSFETs 2.4MHz Frequency EN and Power Good for Power Sequencing Cycle-by-Cycle Over-Current Protection (OCP) 0.5ms Internal Soft-Start Time Output Discharge Short-Circuit Protection (SCP) with Hiccup Mode Thermal Shutdown Stable with Low ESR Output Ceramic Capacitors Ultra-Small 2mm x 2mm x 0.9mm QFN-10 Package APPLICATIONS Optical Modules Industrial Products IOT Devices Space Constrained Applications Low-Voltage I/O Supplies LDO Replacement All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. “MPS” and “The Future of Analog IC Technology” are registered trademarks of Monolithic Power Systems, Inc. TYPICAL APPLICATION VIN 2.3V to 5.5V VOUT 1.2V/0.6A VIN C1 10µF OUT MPM 3804 EN C2 22µF FB EN GND MPM3804 Rev.1.0 5/2/2018 R1 200kΩ R2 200kΩ www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 1 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE ORDERING INFORMATION Part Number MPM3804GG* MPM3804GG-12** MPM3804GG-15** MPM3804GG-18** MPM3804GG-25** MPM3804GG-33** Package Top Marking QFN-10 (2mmx2mm) See Below * FOR TAPE & REEL, ADD SUFFIX –Z (E.G. MPM3804GG–Z) ** For fixed output options, please contact the factory (the fixed output versions have not been released yet). TOP MARKING DL: Product code of MPM3804GG Y: Year code LLL: Lot number PACKAGE REFERENCE TOP VIEW TOP VIEW GND GND 10 10 VIN 1 9 FB VIN 1 9 PG SW 2 8 OUT SW 2 8 OUT SW 3 7 OUT SW 3 7 OUT SW 4 6 OUT SW 4 6 OUT 5 5 EN EN MPM3804GG MPM3804GG-12 MPM3804GG-15 MPM3804GG-18 MPM3804GG-25 MPM3804GG-33 QFN-10 (2mmx2mm) MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 2 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE ABSOLUTE MAXIMUM RATINGS (1) Supply voltage (VIN) ......................................6V VSW ............................... -0.3V (-5V for <10ns) to 6V (8V for <10ns or 10V for <3ns) All other pins .................................... -0.3V to 6V Junction temperature ............................... 150°C Lead temperature .................................... 260°C Continuous power dissipation (TA = +25°C) (2) ……….….. .................................................1.6W Storage temperature ................ -65°C to +150°C Recommended Operating Conditions (3) Supply voltage (VIN) ...................... 2.3V to 5.5V Operating junction temp. (TJ). .. -40°C to +125°C MPM3804 Rev.1.0 5/2/2018 Thermal Resistance (4) θJA θJC QFN-10 (2mmx2mm) ............ 80 ....... 16 ... °C/W NOTES: 1) Exceeding these ratings may damage the device. 2) The maximum allowable power dissipation is a function of the maximum junction temperature TJ (MAX), the junction-toambient thermal resistance θJA, and the ambient temperature TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by PD (MAX) = (TJ (MAX)-TA)/θJA. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage. 3) The device is not guaranteed to function outside of its operating conditions. 4) Measured on JESD51-7, 4-layer PCB. www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 3 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE ELECTRICAL CHARACTERISTICS VIN = 3.6V, TJ = -40°C to +125°C, typical value is tested at TJ = +25°C. The limit over temperature is guaranteed by characterization, unless otherwise noted. Parameter Symbol Feedback voltage VFB Feedback current P-FET switch on resistance N-FET switch on resistance IFB Dropout resistance Condition 2.3V ≤ VIN ≤ 5.5V, TJ = 25°C 2.3V ≤ VIN ≤ 5.5V VFB = 0.65V Min Typ Max 0.594 0.600 0.606 0.591 0.600 50 120 80 0.609 100 RDSON_P RDSON_N RDR Switch leakage 100% on duty VEN = 0V, VIN = 6V, VSW = 0V, TJ = 25°C P-FET peak current limit Minimum off time Minimum on time(5) Soft-start time fs VOUT = 1.2V TJ = -40°C to +85°C(6) V nA mΩ mΩ mΩ 440 0 1 μA 1 1.3 1.6 A 1920 0.4 2400 2910 A kHz 1800 2400 3000 kHz N-FET valley current limit Switching frequency Units TMIN-OFF 60 ns TMIN-ON 60 ns TSS-ON 0.5 ms Under-voltage lockout threshold rising Under-voltage lockout threshold hysteresis EN input logic-low voltage 2 2.25 150 EN input logic-high voltage mV 0.4 V 1.2 0 0 1 μA μA μA 11 15 μA 1.2 VEN = 2V VEN = 0V VEN = 0V, TJ = 25°C VEN = 2V, VIN = 3.6V, 5V, VFB = 0.63V, TJ = 25°C EN input current Supply current (shutdown) Supply current (quiescent) V V Thermal shutdown(6) 160 °C Thermal hysteresis(6) 30 °C 1 kΩ 1 μH Output discharge resistor RDIS L Output inductor DCR VEN = 0V, VOUT = 1.2V Test frequency = 1MHz 0.24 0.32 0.4 Ω NOTES: 5) Guaranteed by characterization. 6) Guaranteed by design. MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 4 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE TYPICAL PERFORMANCE CHARACTERISTICS VIN = 5V, VOUT = 1.2V, COUT = 22μF, TA = +25°C, unless otherwise noted. MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 5 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 5V, VOUT = 1.2V, COUT = 22μF, TA = +25°C, unless otherwise noted. MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 6 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 5V, VOUT = 1.2V, COUT = 22μF, TA = +25°C, unless otherwise noted. MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 7 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE TYPICAL PERFORMANCE CHARACTERISTICS (continued) VIN = 5V, VOUT = 1.2V, COUT = 22μF, TA = +25°C, unless otherwise noted. MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 8 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE PIN FUNCTIONS Pin # Name 1 VIN 2, 3, 4 SW 5 EN 6, 7, 8 OUT 9 FB/PG 10 GND MPM3804 Rev.1.0 5/2/2018 Description Supply voltage. The MPM3804 operates from a +2.3V to +5.5V unregulated input. A decoupling capacitor is needed to prevent large voltage spikes from appearing at the input. Output switching node. SW is the drain of the internal, high-side, P-channel MOSFET. SW is not for testing and is for internal use only. On/off control. Output voltage power rail and output voltage input sense. Connect the load to OUT. An output capacitor is needed to decrease the output voltage ripple. MPM3804GG: Feedback. An external resistor divider from the output to GND tapped to FB sets the output voltage. MPM3804GG-XX: Power good indicator. The output of PG is an open-drain output. Power ground. www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 9 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE BLOCK DIAGRAM VIN Bias & Voltage Reference EN Soft start + VTH COMP Lo-Iq 0.6V RST + + E.A. - Constant On - Time Pulse + Lo-Iq + FB (Option 1) FBCOMP - SW PDRV PWM PWM EN OUT Driver VOUT Lo-Iq Ramp generator Main Switch (PCH) Synchronous Rectifier ( NCH) SW Lo-Iq Hi-Z NDRV OUT Fixed Rev FB for fixed output GND COMP + COMP 0. 54V + - Lo-Iq PG (Option 2) Figure 1: Functional Block Diagram NOTE: FB is only for the MPM3804GG (option 1); PG is only for the MPM3804GG-XX (option 2). MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 10 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE OPERATION The MPM3804 uses a constant-on-time (COT) control with input voltage feed-forward to stabilize the switching frequency over the full input range. The MPM3804 achieves 0.6A of continuous output current from a 2.3V to 5.5V input voltage range with excellent load and line regulation. The output voltage can be regulated as low as 0.6V. Constant-On-Time (COT) Control Compared to fixed-frequency PWM control, constant-on-time (COT) control offers a simpler control loop and faster transient response. By using an input voltage feed-forward, the MPM3804 maintains a nearly constant switching frequency across the input and output voltage ranges. The switching pulse on time can be estimated with Equation (1): TON VOUT .0.417s VIN (1) To prevent inductor current runaway during the load transient, the MPM3804 has a fixed minimum off time of 60ns. This minimum off time limit will not affect operation in steady state in any way. Sleep-Mode Operation The MPM3804 uses sleep mode to achieve high efficiency at extremely light loads. In sleep mode, most of the circuit blocks are turned off except for the error amplifier and PWM comparator. Therefore, the operation current is reduced to a minimal value (see Figure 2). When the loading becomes lighter, the ripple of the output voltage is bigger and drives the error amplifier output (EAO) lower. When the EAO reaches the internal low threshold, it is clamped at that level, and the MPM3804 enters sleep mode. During sleep mode, the valley of the FB voltage is regulated to the internal reference voltage, and the average output voltage is slightly higher than the output voltage in discontinuous conduction mode (DCM) or continuous conduction mode (CCM). The ontime pulse in sleep mode is around 40% larger than that in DCM or CCM. Figure 3 shows the average FB voltage relationship with the internal reference in sleep mode. FB Average FB Vref Figure 3: FB Average Voltage in Sleep Mode When the MPM3804 is in sleep mode, the average output voltage is higher than the internal reference voltage. The EAO is kept low and clamped in sleep mode. When the load increases, the PWM switching period decreases to keep the output voltage regulated, and the output voltage ripple decreases relatively. Once the EAO is higher than the internal low threshold, the MPM3804 exits sleep mode and enters DCM or CCM depending on the load. In DCM or CCM, the error amplifier regulates the average output voltage to the internal reference (see Figure 4). FB+ Ramp Average FB= REF EA out Figure 4: DCM Control Bias & Voltage Reference There is always a loading hysteresis when entering and exiting sleep mode due to the error amplifier clamping response time. Soft start 0.6V + + E.A. Lo-Iq + + FBCOMP FB Lo-Iq Ramp generator SW Figure 2: Operation Blocks at Sleep Mode MPM3804 Rev.1.0 5/2/2018 AAM Operation at Light-Load Operation The MPM3804 uses advanced asynchronous modulation (AAM) power-save mode together with a zero-current cross detection (ZCD) circuit for light load. The MPM3804 has AAM power-save mode for light load. Figure 5 shows the simplified AAM control theory. The AAM current (IAAM) is set www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 11 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE internally. In light-load condition, the SW on pulse time is determined by the on-time generator and AAM comparator. VFB EN COT Generator VREF FBCOMP S Q HS_ driver R IL_ sense IAAM AAMCOMP Figure 5: Simplified AAM Control Logic The MPM3804 uses a ZCD to determine when the inductor current starts to reverse. When the inductor current reaches the ZCD threshold, the low-side switch is turned off. AAM mode together with the ZCD circuit makes the MPM3804 work in DCM at light load continuously, even if VOUT is close to VIN. Enable (EN) When the input voltage is greater than the under-voltage lockout (UVLO) threshold (typically 2V), the MPM3804 can be enabled by pulling EN higher than 1.2V. Leave EN floating or pull EN down to ground to disable the MPM3804. There is an internal 1MΩ resistor from EN to ground. When the device is disabled, the part goes into output discharge mode automatically. The internal discharge MOSFET provides a resistive discharge path for the output capacitor. Power Good Indicator (only for MPM3804GG-XX) The MPM3804 has an open drain and requires an external pull-up resistor (100kΩ~500kΩ) for the power good (PG) indicator. When VFB is within -10% of regulation voltage, VPG is pulled up to VIN by the external resistor. If VFB exceeds the -10% window, the internal MOSFET pulls PG to ground. The MOSFET has a maximum RDS(ON) of less than 100Ω. Current Limit The MPM3804 has a 1.3A, high-side, switchcurrent limit, typically. When the high-side switch reaches its current limit, the MPM3804 remains in hiccup mode until the current drops. This prevents the inductor current from continuing to rise and damaging components. Short Circuit and Recovery The MPM3804 enters short-circuit protection (SCP) mode when it reaches the current limit and attempts to recover with hiccup mode. The MPM3804 disables the output power stage, discharges the soft-start capacitor, and attempts to soft start automatically. If the shortcircuit condition remains after the soft start ends, the MPM3804 repeats this cycle until the short circuit is removed and the output rises back to regulation levels. Soft Start (SS) The MPM3804 has a built-in soft start (SS) that ramps up the output voltage at a controlled slew rate to avoid overshooting at start-up. The softstart time is about 0.5ms, typically. MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 12 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE APPLICATION INFORMATION Setting the Output Voltage (only for MPM3804GG) The external resistor divider sets the output voltage (see the Typical Application Circuits on page 15). Select the feedback resistor (R1) to reduce the VOUT leakage current, typically between 40kΩ to 200kΩ. There is no strict requirement on the feedback resistor. R1 > 10kΩ is reasonable for most applications. R2 can be calculated with Equation (2): R2 R1 (2) Vout 1 0.6 Figure 6 shows the feedback circuit. VOUT MPM3804 R1 FB R2 Figure 6: Feedback Network Table 1 lists the recommended resistor values for common output voltages. Table 1: Resistor Values for Common Output Voltages VOUT (V) R1 (kΩ) R2 (kΩ) 1.0 1.2 1.8 2.5 200 (1%) 200 (1%) 200 (1%) 200 (1%) 300 (1%) 200 (1%) 100 (1%) 63.2 (1%) 3.3 200 (1%) 44.2 (1%) Selecting the Input Capacitor The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. Typically, a 10µF input capacitor is sufficient for most applications. The input capacitor requires an adequate ripple current rating since it absorbs the input switching current. Estimate the RMS current in the input capacitor with Equation (3): IC1 ILOAD VOUT VOUT 1 VIN VIN (3) The worst-case scenario occurs at VIN = 2VOUT, shown in Equation (4): IC1 ILOAD 2 (4) For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current. The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality, 0.1μF, ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (5): VIN V ILOAD V OUT 1 OUT fS C1 VIN VIN (5) Selecting the Output Capacitor The output capacitor (C2) stabilizes the DC output voltage. Low ESR ceramic capacitors are recommended to limit the output voltage ripple. Estimate the output voltage ripple with Equation (6): VOUT (6) VOUT VOUT 1 1 RESR fS L1 VIN 8 fS C2 Where L1 is the inductor value, and RESR is the equivalent series resistance (ESR) value of the output capacitor. The MPM3804 has an internal, co-packaged, 1µH power inductor. When using ceramic capacitors, capacitance dominates the impedance at switching frequency and causes most of output voltage ripple. For simplification, MPM3804 Rev. 1.0 www.MonolithicPower.com 5/2/2018 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. the the the the 13 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE output voltage ripple can be estimated with Equation (7): 5 4 3 SW 2 SW 1 VIN OUT 6 OUT 7 OUT 8 FB 9 10 GND CIN GND VIN Figure 7: Single-Layer PCB Layout Top Layer 5 4 3 SW 2 SW 1 VIN OUT 6 OUT 7 OUT 8 FB 9 COUT PCB Layout Guidelines Efficient PCB layout of the switching power supplies is critical for stable operation. For the high-frequency switching converter, a poor layout design can result in poor line or load regulation and stability issues. For best results, refer to Figure 7 and Figure 8 and follow the guidelines below. SW VOUT EN The characteristics of the output capacitor also affect the stability of the regulation system. Typically, a 10µF output capacitor is sufficient to meet most applications. Add a 22μF output capacitor to achieve a low output voltage ripple. SW (8) R2 VOUT V 1 OUT RESR fS L1 VIN VOUT R1 ΔVOUT EN 2 COUT V VOUT 1 OUT (7) 8 fS L1 C2 VIN For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (8): ΔVOUT 10 GND 1. Place the high-current paths (GND and IN) very close to the device with short, direct, and wide traces. CIN GND 2. Place the input capacitor as close to IN and GND as possible. VIN Bottom Layer 3. Place the external feedback resistors next to FB (only for the MPM3804GG). R1 VOUT R2 FB via GND Figure 8: Double-Layer PCB Layout MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 14 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE TYPICAL APPLICATION CIRCUITS VIN 2.3V to 5.5V VOUT 1.2V/0.6A VIN C1 10µF R3 100kΩ OUT MPM3804GG R1 200kΩ FB EN EN C2 22µF R2 200kΩ GND Figure 9: Typical Application Circuit for MPM3804GG VIN 2.3V to 5.5V C1 10µF EN VIN R1 100kΩ OUT VOUT XXV/0.6A C2 10µF MPM3804GG-XX PG EN PG GND R2 499kΩ Figure 10: Typical Application Circuit for MPM3804GG-XX NOTE: VIN > VOUT for application. MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 15 MPM3804 – 0.6A, 5.5V INPUT STEP-DOWN MODULE SYNCHRONOUS REGULATOR WITH INTEGRATED INDUCTOR IN ULTRA-SMALL 2X2X0.9MM QFN PACKAGE PACKAGE INFORMATION QFN-10 (2mmx2mm) PIN 1 ID 0.125X45º TYP PIN 1 ID MARKING PIN 1 ID INDEX AREA BOTTOM VIEW TOP VIEW SIDE VIEW NOTE: 0.125X45º 1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH. 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE. RECOMMENDED LAND PATTERN NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications. MPM3804 Rev.1.0 5/2/2018 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2018 MPS. All Rights Reserved. 16