LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 LM8323 Mobile I/O Companion Supporting Keyscan, I/O Expansion, PWM, and ACCESS.bus Host Interface Check for Samples: LM8323 FEATURES 1 • 2 • Key Features – Supports Keypad Matrices of up to 8 × 12 Keys Plus 8 Special-function (SF) Keys for a Total of 104 Keys. SF Keys Pull Keypad Scan Inputs Directly to Ground, Rather than Connecting to a Keypad Scan Output. – Supports I2C-compatible ACCESS.bus Interface in Slave Mode up to 400 kHz (Fast-mode). – Three Host-programmable PWM Outputs Useful for Smooth LED Brightness Modulation. – Supports General-purpose I/O Expansion on Pins Not Otherwise Used for Keypad or Rotary Encoder Interface. – Key-scan Event Storage in a FIFO Buffer for up to 15 Events. – Key Events, Errors, and Dedicated Hardware Interrupts Request Host Service by Asserting the IRQ Output. – The Correct Reception of a Command May be Assumed, if No Error is Reported from the LM8323 After Receiving it. – Wake-up from Halt Mode on any Matrix Key-scan Event, any Use of the SF Keys, or Any Activity on the ACCESS.bus Interface, or Any Change in the Rotary Encoder Counter Value (if Enabled). Host-Controlled Functions – Three PWM Outputs – Period of Inactivity that Triggers Entry into Halt Mode – Debounce Time for Reliable Key Event • Polling – Configuration of General-purpose I/O Ports – Various Initialization Options (Keypad Size, etc.) Key Device Characteristics – 1.8V ± 180 mV Single-supply Operation – On-chip Power-on Reset (POR) – Watchdog Timer – Dedicated Slow Clock Input for 32 kHz – -40°C to +85°C Industrial Temperature Range – 36-pin csBGA Package APPLICATIONS • • Cordless Phones Smart Handheld Devices DESCRIPTION The LM8323 key-scan controller is a dedicated device to unburden a host from scanning a matrixaddressed keypad. In addition, the LM8323 provides general-purpose I/O expansion, a rotary encoder interface and PWM outputs useful for dynamic LED brightness modulation. It communicates with the host through an I2Ccompatible ACCESS.bus interface. An interrupt output is available for signaling key-press and keyrelease events. Communication frequencies up to 400 kHz (Fast-mode) bus speed are supported. The LM8323 supports a predefined set of commands. These commands enable a host device to keep control over all functions. 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 2010–2013, Texas Instruments Incorporated LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com BLOCK DIAGRAM 2 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 PIN ASSIGNMENTS Figure 1. Top View 36-Pin csBGA Package See Package Number NYB0036A SIGNAL DESCRIPTIONS Pin Function I/O A6 KP-X0 Input Wake-up input/Keyboard scanning input 0 A5 KP-X1 Input Wake-up input/Keyboard scanning input 1 F1 KP-X2 Input Wake-up input/Keyboard scanning input 2 KP-X3 Input Wake-up input/Keyboard scanning input 3 GPIO_13 I/O F2 A2 B3 A3 B4 KP-X4 Input GPIO_12 I/O KP-X5 Input Description General-purpose I/O port 13 Wake-up input/Keyboard scanning input 4 General-purpose I/O port 12 Wake-up input/Keyboard scanning input 5 GPIO_11 I/O KP-X6 Input General-purpose I/O port 11 GPIO_10 I/O KP-X7 Input Wake-up input/Keyboard scanning input 7 Wake-up input/Keyboard scanning input 6 General-purpose I/O port 10 GPIO_09 Input General-purpose I/O port 9 C6 KP_Y0 Output Keyboard scanning output 0 C5 KP-Y1 Output Keyboard scanning output 1 B6 KP-Y2 Output Keyboard scanning output 2 KP-Y3 Output Keyboard scanning output 3 GPIO_08 I/O General-purpose I/O port 8 B5 B2 A1 B1 C2 KP-Y4 Output Keyboard scanning output 4 GPIO_07 I/O General-purpose I/O port 7 KP-Y5 Output Keyboard scanning output 5 GPIO_06 I/O General-purpose I/O port 6 KP-Y6 Output Keyboard scanning output 6 GPIO_05 I/O General-purpose I/O port 5 KP-Y7 Output Keyboard scanning output 7 GPIO_04 I/O General-purpose I/O port 4 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 3 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com SIGNAL DESCRIPTIONS (continued) Pin Function I/O KP-Y8 Output Keyboard scanning output 8 SLOWCLKOUT Output 32.768 kHz clock output GPIO_03 I/O General-purpose I/O port 3 KP-Y9 Output Keyboard scanning output 9 MUX2_IN1 Input GPIO_02 I/O KP-Y10 Output MUX2_IN2 Input GPIO_01 I/O KP-Y11 Output Keyboard scanning output 11 F6 MUX2_OUT Output Multiplexer 2 output GPIO_00 I/O General-purpose I/O port 0 E2 ACB_SDA I/O ACCESS.bus data signal E1 ACB_SCL I/O ACCESS.bus clock signal E3 D5 E6 E4 F5 E5 D6 D1 D2 4 PWM_0 Output MUX_IN1 Input PWM_1 Output Description Multiplexer 2 input 1 General-purpose I/O port 2 Keyboard scanning output 10 Multiplexer 2 input 2 General-purpose I/O port 1 Pulse-width modulated output 0 Multiplexer 1 input 1 Pulse-width modulated output 1 MUX_IN2 Input PWM_2 Output Multiplexer 1 input 2 Pulse-width modulated output 2 MUX1_OUT Output Multiplexer 1 output CONFIG_2 Input Slave address select input 2 GPIO_15 I/O General-purpose I/O port 15 CONFIG_1 Input Slave address select input 1 GPIO_14 I/O General-purpose I/O port 14 XTAL_OUT Output SLOWCLK Input 32.768 kHz clock XTAL_IN Input 32.768 kHz crystal input Interrupt request output 32.768 kHz crystal output F3 IRQ Output C1 RESET Input Reset Input A4, F4 VCC N/A VCC C3, C4, D3, D4 GND N/A Ground Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 TERMINATION OF UNUSED SIGNALS TERMINATION OF UNUSED SIGNALS Signal RESET CONFIG_1 XTAL_IN XTAL_OUT KP-X[2:0] Termination Connect to VCC if not driven from an external Supervisory circuit. Connect to VCC or GND through a pullup or pulldown resistor because the slave address is selected by the level on this pin. This pin cannot be left unconnected. This pin is a high-impedance input and must be connected to VCC or GND if it is unused. This pin has a weak pullup and can be left open-circuit if it is unused. These pins are dedicated keypad pins. In the minimum configuration, these pins are keypad inputs with weak pullups. These pins are in high-impedance mode after power-on initialization. There are two ways to handle these pins if unused: KP-X[7:3] • Connect to VCC or GND. • Program as inputs with weak pullups or outputs. Care must be taken when connecting to VCC or GND. Erroneous parameters sent with the WRITE_PORT_SEL or WRITE_PORT_STATE commands could cause excessive current consumption. A better approach is to leave unused keyboard inputs open-circuit and use the WRITE_PORT_SEL and WRITE_PORT_STATE commands to configure the pins as inputs with weak pullups or outputs. KP-X7 can only be an input. This pin should be programmed as an input with a weak pullup. KP-Y[2:0] These pins are dedicated keypad pins. In the minimum configuration, these pins are keypad outputs driven low. These pins are in high-impedance mode after power-on initialization. There are two ways to handle these pins if unused: KP-Y[11:3] • Connect to VCC or GND. • Program as inputs with weak pullups or outputs Care must be taken when connecting to VCC or GND. Erroneous parameters sent with the WRITE_PORT_SEL or WRITE_PORT_STATE commands could cause excessive current consumption. A better approach is to leave unused keyboard inputs open-circuit and use the WRITE_PORT_SEL and WRITE_PORT_STATE commands to configure the pins as inputs with weak pullups or outputs. PWM_0, PWM_1 These pins must be connected to VCC or GND if they are not used for any optional function described in the datasheet. PWM_2/ CONFIG_2 Connect to VCC or GND through a pullup or pulldown resistor because the slave address is selected by the level on this pin. This pin cannot be left unconnected. IRQ This pin must be connected. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 5 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com APPLICATION EXAMPLE VCC VCC RESET SDA Host Processor SCL IRQ XTAL_IN KP-Y0 KP-Y1 KP-Y2 KP-Y3 KP-Y4 KP-Y5 KP-Y6 KP-Y7 KP-Y8 XTAL_OUT LM8323 Keypad I/O Controller GPIO_14 CONFIG_1 GPIO_15 CONFIG_2 SF Keys KP-X0 KP-X1 KP-X2 KP-X3 PWM_1 KP-X4 PWM_0 KP-X5 ROT_IN_1 KP-X6 ROT_IN_2 ROT_IN_3 KP-X7 GND Figure 2. Typical Application FEATURES The application example shown in Figure 2 supports the following features: • 8 x 9 standard keys. • 8 special function keys (SF keys) with wake-up capability by forcing a WAKE_INx pin to ground. Pressing a SF key overrides any other key in the same row. • ACCESS.bus (I2C-compatible) interface for communication with the host. • Hardware IRQ interrupt to host to signal keypad, rotary encoder, error, and status events. By default, this is an open-drain output, so an external pullup resistor may be required to avoid false assertion. The host can program this output for push-pull mode, in which case the pullup might not be required, if the host can ignore a false assertion before the LM8323 has been programmed. • Two LEDs driven by PWM outputs with programmable ramp-up and ramp-down. PWM_2 (shared with GPIO_15 and CONFIG_2) could be used as an additional PWM driver port to control a third external LED. • Rotary encoder interface shares pins with KP-Y9, KP-Y10, and KP-Y11. For larger keyboard configurations (such as QWERTY layouts), the rotary encoder interface is not available. • ACCESS.bus address is selected by the CONFIG_1 and CONFIG_2 inputs. These pins may also be used as GPIO pins after reset initialization has occurred. If extra GPIO pins are not needed, CONFIG_1 and CONFIG_2 may be tied directly to VCC and GND. • Crystal pins XTAL_IN and XTAL_OUT may be used to connect to an external 32.768 kHz crystal or receive an external 32.768 kHz clock input for running the PWM peripheral. By default, the PWM is clocked by an onchip clock source. CLOCKS • • 6 System Clock (mclk) — The system clock is in the range of about 21 MHz (±7%) typical. This clock is used to drive the I2C-compatible serial ACCESS bus and is the input clock for other function blocks. Processing and Command Execution Clock (tC) — The internal processing is based on a 2MHz clock. This clock is derived from the System Clock. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com • • • SNLS273A – JULY 2010 – REVISED MARCH 2013 Internal PWM Clock — The internal PWM clock is a fixed scaled down clock (÷ 64) of the Processing and Command Execution Clock. This clock is close to 32 kHz which is in a good range to source the PWM function block as an alternative to an external clock source. External 32.768 kHz Clock — driven into the SLOWCLK input. May be used internally as the timebase for the PWM and driven on the SLOWCLKOUT output. External 32.768 kHz Crystal — connected across the XTAL_IN and XTAL_OUT pins (XTAL_IN is an alternate function of the SLOWCLK pin). May be used internally as the timebase for the PWM and driven on the SLOWCLKOUT output. Figure 3. Clock Architecture INTERNAL EXECUTION CYCLE The Processing - and Command - execution clock is about 2MHz. This clock is stopped in Halt mode, which only occurs under control of the LM8323. However, the host can set the period of inactivity which causes the device to enter Halt mode. Exit from Halt mode can be triggered by any of these events: • Occurrence of a key-press or key-release event. • A Start condition driven by the host on the ACCESS.bus interface. • Any change to the rotary encoder counter value (if the interface is enabled). • Assertion of the RESET input. After reset, the default timebase for the PWM outputs is the internal execution clock divided by 64. BUFFERED CLOCK The timebase for the PWM comes from any of three sources: • Prescaled internal Execution clock. • External 32.768 kHz clock received on the SLOWCLK input. • On-chip oscillator with an external crystal connected across XTAL_IN and XTAL_OUT. Any of these sources may be buffered and driven on the SLOWCLKOUT output. The clock buffer is enabled with the WRITE_CLOCK command. If XTAL_IN is not used it must be terminated to VCC or GND. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 7 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com CLOCK CONFIGURATION Table 1 shows the clock configurations available by loading the clock configuration register with the WRITE_CLOCK command. The WRITE_CLOCK command must be issued only once during system initialization. This command is used to override the default settings. Table 1. Clock Configuration Register 7 0 6 SLOWCLKOUT Bit SLOWCLKOUT SLOWCLKEN RCPWM 5 0 4 0 Value 3 SLOWCLKEN 2 0 1 0 RCPWM Description 0 Disable SLOWCLKOUT buffer. 1 Enable SLOWCLKOUT buffer. 0 External 32.768 kHz crystal is installed between the XTAL_IN and XTAL_OUT pins. 1 External 32.768 kHz clock is received on the SLOWCLK pin, or no 32.768 kHz clock is required. 00 On-chip RC clock divided by 64 drives the PWM and clock buffer. 01 Reserved 10 Reserved 11 External 32.768 kHz clock or crystal drives the PWM and clock buffer. The SLOWCLKOUT signal is an alternate function of the pin used for the KP-Y8 scanning output and the GPIO_03 port. If the SLOWCLKOUT function is enabled, these other functions of the pin are unavailable. RESET The LM8323 may be reset by either an external reset, RESET command, or an internally generated power-on reset (POR) signal. The RESET input must not be allowed to float. If the external RESET input is not used, it must be connected to VCC, either directly or through a pull-up resistor. EXTERNAL RESET The device enters a reset state immediately when the RESET input is driven low. RESET must be held low for a minimum of 700 ns to ensure a valid reset. If RESET is asserted at power-on, it must be held low until VCC rises above the minimum operating voltage (1.62V). If an RC circuit is used to drive RESET, it must have a time constant 5 times (5×) greater than the VCC rise time to this level. When RESET goes low, the I/O ports are initialized immediately, any observed delay being only propagation delay. When the RESET pin goes high, the LM8323 comes out of the reset state within about 1400 ns. POWER-ON RESET (POR) The POR circuit is always enabled. When VCC rises above the POR threshold voltage VPOR (about 1.2–1.5V), an on-chip reset signal is asserted. The VCC rise time must be greater than 20 µs and less than 10 ms, otherwise the on-chip reset signal may deassert before VCC reaches the minimum operating voltage. While VCC is below VPOR, the LM8323 is held in reset and a timer clocked by the on-chip RC clock is preset with 0xFF (256 clock cycles). When VCC reaches a value greater than VPOR, the timer starts counting down. When it underflows, the on-chip reset signal is deasserted and the LM8323 begins operation. PIN CONFIGURATION AFTER RESET Table 2 shows the pin configuration after reset. 8 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 Table 2. Pin Configuration After Reset Pins After Reset After LM8323 Initialization KP-X00 KP-X01 High-impedance mode. Input mode with an on-chip pullup enabled. High-impedance mode. High-impedance mode, until host configures them as keypad inputs or GPIO. High-impedance mode. Active drive low. High-impedance mode. High-impedance mode, until host configures them as keypad outputs or GPIO. High-impedance mode. The ACCESS.bus slave address must be selected with external pullup or pulldown resistors or direct connections to VCC or GND. High-impedance mode. Active drive low. High-impedance mode. High-impedance mode. Open-drain mode. Open-drain mode. High-impedance mode. High-impedance mode. Terminate to VCC or GND if not used. Weak pullup device. Weak pullup device. High-impedance mode. High-impedance mode. KP-X02 KP-X03 KP-X04 KP-X05 KP-X06 KP-X07 KP-Y00 KP-Y01 KP-Y02 KP-Y03 KP-Y04 KP-Y05 KP-Y06 KP-Y07 KP-Y08 KP-Y09 KP-Y10 KP-Y11 CONFIG_1 CONFIG_2 IRQ PWM_0 PWM_1 PWM_2 ACB_SDA ACB_SCL XTAL_IN XTAL_OUT RESET DEVICE CONFIGURATION AFTER RESET After the LM8323 has completed its reset initialization, it will have the following internal configuration: • PWM Clock: The PWM clock source is the on-chip clock divided by 64. This remains in effect until changed by a host command. • Keypad Size: 3 × 3. • Rotary Encoder Interface: disabled. • Digital Multiplexers: disabled. • IRQ: enabled, active low. • NOINIT Bit : set. • Debounce Time: 3 scan cycles (about 12 milliseconds). • Active Time: 500 milliseconds. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 9 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com NOTE When FW6 version devices receive a RESET command the IRQ line is set high and held high for 60 ms and then pulled low to show the device was successfully reset and is ready to be used. CONFIGURATION INPUTS The states sampled from the CONFIG_1 and CONFIG_2 inputs during reset select the ACCESS.bus address used by the LM8323, as shown in Table 3. The address occupies the high seven bits of the first byte of a bus transaction, with the LSB (shown as X below) indicating the direction of transfer. Table 3. Bus Address Selection CONFIG_1 CONFIG_2 Bus Address 0 0 1000 010X 0 1 1000 011X 1 0 1000 100X 1 1 1000 101X When these pins are used as GPIO ports, the design must ensure that they have the desired states during reset. For example, a 100-kΩ resistor to ground can impose a logic 0 during reset without interfering with normal operation as a GPIO port. INITIALIZATION The LM8323 waits for a WRITE_CFG command from the host. During this time, IRQ is asserted to request service from the host. Figure 4 describes the behavior of the LM8323 following reset. Figure 4. LM8323 Initialization Behavior Figure 5 shows the timing of IRQ relative to a RESET or POR event and the WRITE_CFG command. 100 µs after a RESET or POR event, IRQ is asserted and any READ_INT command will return an interrupt code with the NOINIT bit set. 90 µs after a WRITE_CFG command is received, IRQ is deasserted. 10 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 Figure 5. IRQ Reset Timing After sending the WRITE_CFG command, the host must send a series of commands to configure the LM8323, as shown in Figure 6. (See left hand side.) This Flow - diagram illustrates also the basic host communication steps which the host must execute upon an IRQ request received from the LM8323 during operation. Such requests will be made from the LM8323 as a result of key pressed events, the detection of an error, the termination of a PWM cycle and others. Host Initialization Yes No Is IRQ low? Send any command. READ_PORT_STATE PWM_WRITE, etc. Check interrupt code. READ_INT Yes Is NOINIT bit set? No Yes Is ERROR bit set? Initialize configuration. WRITE_CFG No Check error code. READ_ERROR Configure clocks. WRITE_CLOCK Service error condition. If the error code reports a FIFOOVR or KEYOVR error, then the FIFO buffer must be unloaded to clear the FIFO. If this is not done, the LM8323 will not store any new events in the FIFO. Any data unloaded from the FIFO after the error interrupt should be ignored. Specify keypad size. SET_KEY_SIZE Initialize keypad scan timing. SET_ACTIVE SET_DEBOUNCE Configure GPIO pins. WRITE_PORT_STATE WRITE_PORT_SEL Is KEYPAD bit set? No Check interrupt code. READ_INT Yes Are NOINIT,ERROR, and COMMAND bits clear? No Is ROTATOR bit set? No Is a PWMxEND bit set? Yes Read keypad events. READ_FIFO Yes Read rotation steps. READ_ROTATOR Yes No Service PWM channel. Figure 6. Host-Side LM8323 Initialization Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 11 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com INITIALIZATION EXAMPLE In • • • • • • • • the following example, the LM8323 is configured as: Keypad matrix configuration is 8 × 4. Rotary encoder interface enabled. GPIO_03 through GPIO_07 are available to use as GPIO pins. GPIO_03 is an output driven low. GPIO_4 and GPIO_5 are outputs driven high. GPIO_06 and GPIO_07 are inputs with weak pulldowns. GPIO_14 and GPIO_15 are inputs with weak pullups. The PWM clock source is the internal execution clock divided by 64 (about 32 kHz). Most of these settings can be verified by executing commands such as READ_CONF, READ_PORT_SEL, READ_CLOCK, etc. ALL GPIO pin states can be read using the READ_PORT_STATE command, without regard to whether the pin is an input or an output. An open-drain signal can be created by alternating between input mode and driving the output low. All GPIOs can sink and source 16 mA when configured as an output. Command Encoding Parameter 1 Parameter 2 Description WRITE_CFG 0x81 0x40 Selects 36-pin package and disables the two digital multiplexers. WRITE_CLK 0x93 0x08 SLOWCLKOUT disabled, no external 32.768 kHz clock required, PWM clock source is internal. SET_KEY_SIZE 0x90 0x84 Selects a keypad matrix size of 8 × 4. SET_ACTIVE 0x8B 0x4B Sets the active time to about 300 milliseconds (75 × 4 milliseconds). SET_DEBOUNCE 0x8F 0x03 Sets the key debouncing time to about 12 milliseconds (3 × 4 ms). This is actually the default and would not have to be performed. WRITE_PORT_SEL 0x85 0x00 0x38 Configure GPIO_03, GPIO_04, and GPIO_05 as outputs. Configure GPIO_06, GPIO_07, GPIO_14, and GPIO_15 as inputs. WRITE_PULL_DOWN 0x84 0x00 0x3F Set the direction for the pullup/pulldown devices on GPIO_06 and GPIO_07 to pulldown. Set the direction for the pullup/pulldown devices on GPIO_14 and GPIO_15 to pullup. WRITE_PORT_STATE 0x86 0xC0 0xF0 Set GPIO_04 and GPIO_05 to drive high. Enable the pullups on GPIO_06, GPIO_07, GPIO_14, and GPIO_15. HALT MODE The fully static architecture of the LM8323 allows stopping the internal RC clock in Halt mode, which reduces power consumption to the minimum level. Figure 7 shows the current in Halt mode at the maximum VCC (1.98V) from 25°C to +85°C. 12 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 Figure 7. Halt Current vs. Temperature at 1.98V Halt mode is entered when no key-press event, key-release event, change in the rotary encoder counter value or ACCESS.bus activity is detected for a certain period of time (by default, 500 ms). The mechanism for entering Halt mode is always enabled in hardware, but the host can program the period of inactivity which triggers entry into Halt mode. NOTE When FW4 version devices enter the Halt mode there is approximately a 33% chance the device may miss key events during the period of 3ms before entering Halt mode until 3ms after entering Halt mode resulting in lost key events. This was corrected in FW6 devices so that 100% of all key events are captured, even as the device is entering Halt mode. ACCESS.bus ACTIVITY When the LM8323 is in Halt mode, any activity on the ACCESS.bus interface will cause the LM8323 to exit from Halt mode. However, the LM8323 will not be able to acknowledge the first bus cycle immediately following wakeup from Halt mode. It will respond with a negative acknowledgement, and the host should then repeat the cycle. The LM8323 will be prevented from entering Halt mode if it shares the bus with peripherals that are continuously active. For lowest power consumption, the LM8323 should only share the bus with peripherals that require little or no bus activity after system initialization. KEYPAD INTERFACE EVENT CODE ASSIGNMENT After power-on reset and host initialization, the LM8323 starts scanning the keypad. It stays active for a default time of about 500 ms after the last key is released, after which it enters Halt mode to minimize power consumption (typically <9 µA standby current). Table 4 lists the codes assigned to the matrix positions encoded by the hardware. Key-press events are assigned the codes listed in Table 4, but with the MSB set. When a key is released, the MSB of the code is clear. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 13 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com Table 4. Keypad Matrix Code Assignments KP-Y0 KP-Y1 KP-Y2 KP-Y6 KP-Y7 KP-Y8 KP-Y9 KP-Y10 KP-Y11 SF Keys KP-X0 0x01 0x02 0x03 KP-Y3 KP-Y4 KP-Y5 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0F KP-X1 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1F KP-X2 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2A 0x2B 0x2C 0x2F KP-X3 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3A 0x3B 0x3C 0x3F KP-X4 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4A 0x4B 0x4C 0x4F KP-X5 0x51 0x52 0x53 0x54 0x55 0x56 0x57 0x58 0x59 0x5A 0x5B 0x5C 0x5F KP-X6 0x61 0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6A 0x6B 0x6C 0x6F KP-X7 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7A 0x7B 0x7C 0x7F When the rotary encoder interface is enabled, KP-Y9, KP-Y10, and KP-Y11 (bolded in Keypad Matrix Code Assignments) become unavailable for keypad scanning, which limits the keypad to a maximum size of 8 × 9 + 8 SF keys. The codes are loaded into the FIFO buffer in the order in which they occurred. Table 5 shows an example sequence of events, and Figure 8 shows the resulting sequence of event codes loaded into the FIFO buffer. Table 5. Example Sequence of Events Event Number Event Code Event on Input Driven Output Description 1 0xC5 KP-X4 KP-Y4 Key is pressed 2 0xB2 KP-X3 KP-Y1 Key is pressed 3 0x45 KP-X4 KP-Y4 Key is released 4 0x32 KP-X3 KP-Y1 Key is released 5 0x81 KP-X0 KP-Y0 Key is pressed 6 0x5F KP-X5 N/A 7 0x01 KP-X0 KP-Y0 8 0x00 N/A N/A SF Key is released Key is released Indicates end of stored events Figure 8. Example Event Codes Loaded in FIFO Buffer KEYPAD SCAN CYCLES The LM8323 starts new scan cycles at fixed time intervals of about 4 milliseconds. If a change in the state of the keypad is detected, the keypad is rescanned after a debounce delay. When the state change has been reliably captured, it is encoded and written to the FIFO buffer. Figure 9 shows the relationship between a KP-Yx output and a KP-Xx input over multiple scan cycles during a key press event. Between scan cycles, the KP-Yx outputs that are specified by the SET_KEY_SIZE command (0x90) for keypad scanning are driven low. 14 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 Figure 9. Keypad Scan Cycles During a scan cycle, only one KP-Yx output pin will be driven low at any time, while the others are driven high or undriven. At the time scale used in Figure 9, the low phase of a KP-Yx output during a scan cycle is not visible. The KP-Xx input pins are pulled high by weak pullups. There are capacitive loads on the KP-Xx inputs and KP-Yx outputs due to protection circuits, wiring, etc. The LM8323 inserts delays to allow complete charging or discharging of these loads before sampling the input levels on the KP-Xx inputs. The maximum parasitic load capacitance on the KP-Xx inputs is 5nF. After detecting a key-press or key-release event, the debounce time specified by the SET_DEBOUNCE command (0x8F) sets the minimum time for confirming the event before the IRQ output is asserted. If more than two keys are pressed simultaneously, the pattern of key closures may be ambiguous, in which case the the interrupt code indicates an error and the IRQ output is asserted (if enabled). The SF keys connect KP-Xx inputs directly to ground. There can be up to eight SF keys. If any of these keys are pressed, other keys that use the same KP-Xx pin are ignored. Timing Parameters Two timing parameters affect scanning of the keypad: • Debounce Time — minimum delay between detecting a keypad event and confirming the event before asserting IRQ. The default debounce time is 3 scan cycles (about 12 milliseconds), but the host can set values in the range 1–255 cycles (4–1020 milliseconds). • Active Time — period without detecting a state change in the keypad or rotary encoder that triggers entry into Halt mode, during which keypad scanning is suspended. The default active time is 500 milliseconds, but the host can set it values in the range 4–1020 milliseconds. The active time must be greater than the debounce time. Multiple Key Pressings If more than two keys are pressed at the same time, the LM8323 stores all key pressed and released events in the FIFO buffer in the sequence in which they were decoded. For multiple key pressings the following circumstances have to be respected: • A multiple key-press event is given if two or more key-press events are reported but no corresponding keyrelease event. • With the activity time set between the minimum and maximum time (4 ms to 1 second) it is not safe to detect two simultaneous key pressings in one input row (see Figure 10 on the left hand side.) • If all key pressings (two or more) are located in different input rows (see Figure 10 on the right hand side) then the key pressed events will be correctly found in the FIFO buffer without any restriction. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 15 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com Figure 10. Simultaneous Keys Pressed • In order to securely detect and store the key codes of simultaneous key pressings in the same input row the following precautions must be taken from the host side: As soon as the host device has detected a key pressed event the host must send the SET_ACTIVE Command with the parameter set to “00”. This will prevent the LM8323 from entering HALT mode. If all keyboard events are resolved (no remaining key pressed status in the LM8323 anymore) then the host must send the SET_ACTIVE Command again with the parameter setting the desired duration for the active time. This will enable the LM8323 to enter low power HALT mode once the activity time has passed without detecting any events. • Once one or more key (pressed and/or released) events have been read from the host with the help of the READ FIFO command there are two conditions cleaning the FIFO buffer contents: – A second execution of the READ FIFO Command or, – A new key event detected from the LM8323. EXAMPLE KEYPAD CONFIGURATION Figure 11 shows an 8 × 4 keypad matrix. This configuration occupies all scanning inputs (KP-X0 through KP-X7) and four scanning outputs (KP-Y0 through KP-Y3). The remaining scanning outputs KP-Y4 through KP-Y11 are available for use as GPIO pins. Enabling the rotary encoder interface reduces the number of available GPIO pins to KP-Y4 through KP-Y8. Figure 11. Keypad Interface Example 16 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 In the example above, three keys (Up, Down, and Select) are connected as SF keys (connected directly to ground). Although they could have shared the KP-Xx inputs used with the scanned keys, the advantage of placing them on their own KP-Xx inputs is that it allows scanning the keypad while an SF key is pressed. If an SF key shares a KP-Xx input with any scanned keys, pressing the SF key prevents the LM8323 from reading the scanned keys. The SET_KEY_SIZE command includes a data byte that specifies the keypad size. The upper 4 bits of the data byte specify the number of KP-Xx inputs, and the lower 4 bits specify the number of KP-Yx outputs. The minimum number of inputs and outputs is 3. Therefore, the minimum keypad configuration supports 3 × 3 + 3 SF keys (total of 12 keys). The maximum number of KP-Xx inputs is 8, and the maximum number of KP-Yx pins is 12. All KP-Xx and KP-Yx pins not used for the keyboard interface can be used for general-purpose I/O. For the example shown in Figure 11, the SET_KEY_SIZE command would specify 8 KP-Xx inputs and 4 KP-Yx outputs. GENERAL-PURPOSE I/O PORTS Any unused KP-Xx and KP-Yx pins may be used as general-purpose I/O (GPIO) port pins. The WRITE_PORT_SEL (0x85) command selects the port direction, in which a clear bit in the parameter to the command selects the input direction and a set bit selects the output direction. The WRITE_PORT_STATE (0x86) command selects either the port level when configured as output (by the WRITE_PORT_SEL command) or when configured as an input selects between a high-impedance input or an input with a pullup or pulldown device. The selection between pullup or pulldown devices is controlled by the parameter bytes to the WRITE_PULL_DOWN (0x84) command. Clear bits in the parameter bytes select pullup devices, while set bits select pulldown devices. Table 6 shows the GPIO port configurations selected by the bits WRITE_PORT_STATE, and WRITE_PULL_DOWN command parameters. in the WRITE_PORT_SEL, Table 6. GPIO Port Control Bits WRITE_PORT_SEL WRITE_PORT_STATE WRITE_PULL_DOWN 0 0 x High-Impedance Input Description 0 1 0 Input with Pullup Device 0 1 1 Input with Pulldown Device 1 0 x Output, Drive Low 1 1 x Output, Drive High Any pins used as GPIO ports must be configured after the peripheral configuration has been initialized with the WRITE_CFG command (0x81) and the keypad configuration has been initialized with the SET_KEY_SIZE command (0x90). The default keypad configuration after reset is a 3 × 3 keyboard matrix. The default GPIO configuration is an input with the pullup disabled. USING THE CONFIG_X PINS FOR GPIO The CONFIG_1 and CONFIG_2 pins are available for use as GPIO pins after power-on or reset. However, stable states must be provided on these pins during power-on or reset to select the I2C-compatible ACCESS.bus address. External pullup or pulldown resistors can be used to pull either CONFIG_x pin low, while retaining the ability to drive it to another state when used as a GPIO pin. CONFIG_2 has two alternate functions, in addition to GPIO. It can be configured as a multiplexer output using the WRITE_CFG command (0x81), in which case it will not be available as a GPIO pin. It can also be configured as a PWM output, which also would override its use as a GPIO pin. USING THE ROT_IN_X PINS FOR GPIO The rotary encoder interface uses alternate functions of KP-Y9, KP-Y10, and KP-Y11. The maximum keypad size is automatically reduced to a 8 × 9 matrix if the rotary encoder interface is enabled. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 17 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com GPIO TIMING When a WRITE_PORT_STATE command (0x86) is received, the GPIO outputs do not change to their new states immediately or simultaneously. The first one changes 54 µs after the command is acknowledged, and the others change at intervals of 7.3 µs, as shown in Figure 12. Figure 12. GPIO Port State Change Timing ROTARY ENCODER INTERFACE A three-wire interface is provided for an external rotary encoder. Setting the ROTEN bit with the WRITE_CFG command enables the interface and the ROT_IN_x inputs, which are alternate functions of certain keypad scanning pins. The ROT_IN_x inputs are bidirectional signals used to test the status of switches in an external rotary encoder, as shown in Figure 13. 18 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 VCC Drive Low 0 ROT_IN_1 Sense VCC Drive Low 0 ROT_IN_2 Sense VCC Drive Low 0 ROT_IN_3 Sense Figure 13. Rotary Encorder External Interface The ROT_IN_x inputs are alternate functions of KP-Y9, KP-Y10, and KP-Y11. When the rotary encoder interface is enabled, these keypad scanning outputs are not available for keypad interface. Steps which correspond to clockwise rotation increment a counter, while counterclockwise steps decrement the counter, as shown in the example sequence in Table 7. The READ_ROTATOR command returns a data byte which indicates the accumulated count since the counter was last read. Table 7. Rotary Encoder Example Sequence Switch 1-2 Switch 2-3 Switch 3-1 Action Counter Closed Closed Open Increment 00000000 Open Closed Open No Change 00000000 Open Closed Closed Increment 00000001 Open Open Closed No Change 00000001 Closed Open Closed Increment 00000010 Closed Open Open No Change 00000010 Closed Closed Open Increment 00000011 Open Closed Open No Change 00000011 Open Closed Closed Increment 00000100 Open Open Closed No Change 00000100 Open Closed Closed Decrement 00000011 Open Closed Open No Change 00000011 Closed Closed Open Decrement 00000010 Closed Open Open No Change 00000010 Closed Open Closed Decrement 00000001 Open Open Closed No Change 00000001 Open Closed Closed Decrement 00000000 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 19 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com Table 7. Rotary Encoder Example Sequence (continued) Switch 1-2 Switch 2-3 Switch 3-1 Action Counter Open Closed Open No Change 00000000 Closed Closed Open Decrement 11111111 Closed Open Open No Change 11111111 Closed Open Closed Decrement 11111110 Open Open Closed No Change 11111110 Open Closed Closed Decrement 11111101 The value of the data byte is in two’s complement form, in which positive values indicate clockwise rotation and negative values indicate counterclockwise rotation. This is shown in the example when the counter decrements below zero. A rotary encoder event will only wake up the LM8323 from Halt mode if it changes the counter value. PWM OUTPUT GENERATION Three pulse-width modulated (PWM) outputs are provided with advanced capabilities for ramp-up and rampdown of the PWM duty cycle and execution of simple to complex command sequences. These capabilities are supported by three independent script-execution engines capable of autonomous operation after setup and launch by the host. Figure 14 shows the architecture of a script-execution engine. Figure 14. PWM Script Execution Engine The host has three commands for interfacing to the script execution engine. The following commands are always associated with one particular PWM channel: • PWM_WRITE — load one word into the script command file at a specified address. • PWM_START — start execution of the script. • PWM_STOP — stop execution of the script. 20 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 NOTE The PWM_STOP command might not take immediate effect if the current command being executed is a command with long execution time. If a PWM_STOP command is sent when the PWM engine is running a long RAMP command, the PWM will only stop after the RAMP is completed. The script commands have their own fixed-length 16-bit format and encoding unrelated to the variable-length, byte-based format used for host commands. A script command is sent by the host to the LM8323 as a parameter to the PWM_WRITE command. Another parameter to the PWM_WRITE command specifies an address in the script command file for receiving the command. COMMAND QUEUE After the host issues a PWM_START command, script commands are read from the script command file into a command queue which consists of a command file output register, command buffer, and active command register. This allows one command to be active while another command is queued in the command buffer, which allows seamless back-to-back command execution. A command loaded into the command file output register is synchronized to the 32.768 kHz clock and stored in the command buffer. If no command is currently active, the command passes through to the active command register. In this case, another command can be read from the script command file, which is queued in the command buffer. On completion of the currently active command, the contents of the command buffer are transferred to the active command register, and the command buffer may then receive a new command. The host does not have direct access to any of the registers in the command queue. The operations which read script commands from the script command file occur automatically after the host issues the PWM_START command. Script execution stops when the host sends a PWM_STOP command or when the script engine executes an END command. Executing an END command asserts IRQ to the host. PWM TIMER OPERATION The timers implement a fixed 256-cycle period with a programmable duty cycle and programmable rampup/ramp-down of the duty cycle. Figure 15 shows the architecture of a PWM timer. Figure 15. PWM Timer Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 21 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com The period counter is a free running 8-bit up-counter which starts counting when the script command file issues the first RAMP command. An END command stops the period counter. The duty cycle of the PWM output is controlled by the ramp counter. If the PWM period counter is active, the PWM output signal is asserted while the period counter has a value less than or equal to the value of the ramp counter. The ramp counter can increment or decrement at a rate controlled by the prescaler and step time counter. The prescaler selects a factor of 16 or 512 for dividing down the frequency of the 32.768 kHz clock. The ramp counter saturates at either 0x00 or 0xFF depending on the ramp direction. The number of increment or decrement steps is specified by the INCREMENT field of the RAMP command, which is loaded into the step counter. Even if the ramp counter hits its saturation value, the requested number of steps will be performed. An option enables assertion of the IRQ output to the host after the last step is performed. PWM SCRIPT COMMANDS Table 8 summarizes the script commands. Table 8. PWM Script Commands Command 15 RAMP 0 SET_PWM GO_TO_ START BRANCH 0 14 PRES CALE 1 13 12 11 10 9 8 7 STEPTIME 6 5 4 SIGN 3 2 1 0 INCREMENT 0 PWMVALUE 0 1 0 1 END 1 1 0 TRIGGER 1 1 1 LOOPCOUNT 0 0 ADDRESS RES ET 0 WAITTRIGGER SENDTRIGGER 0 RAMP COMMAND The RAMP command generates a duty-cycle ramp starting from the current value. At each step, the ramp counter is incremented or decremented by one, unless it has reached its its saturation value (0xFF for increment, or 0x00 for decrement). The time for one step is controlled by the PRESCALE bit and STEPTIME field. The minimum time for one step is 0.49 milliseconds. and the maximum time is about 1 second, which supports both very fast and very slow ramps. The INCREMENT field specifies the number of steps to be executed by the command. The maximum value is 126, which corresponds to half of full scale. There are two special cases in the instruction encoding. If all bits and fields are 0, it is interpreted as the GO TO START command. If the STEPTIME field is 0 but any other bit or field is non-zero, it is interpreted as the SET_PWM command. 15 0 14 PRESCALE 13 12 Bit or Field PRESCALE STEPTIME SIGN INCREMENT 22 11 10 STEPTIME 9 8 7 SIGN 6 5 Value Divide the 32.768 kHz clock by 16 1 Divide the 32.768 kHz clock by 512 1 0 Number of prescaled clock cycles per step 0 Increment ramp counter 1 Decrement ramp counter 1–126 3 2 INCREMENT Description 0 1–63 4 Number of steps executed by this instruction Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 SET_PWM COMMAND The SET_PWM command loads the ramp counter from the 8-bit DUTYCYCLE field in the instruction. NOTE Only 0x00 and 0xFF are valid values for the duty cycle in SET_PWM command. Other values can be established by initializing the duty cycle to either 100% or 0% followed by a RAMP command. 15 0 14 1 13 0 12 0 11 0 Bit or Field 10 0 9 0 8 0 7 6 5 Value 2 1 0 Description 0 DUTYCYCLE 4 3 DUTYCYCLE Duty cycle is 0%. 255 Duty cycle is 100%. GO_TO_START COMMAND The GO_TO_START command jumps to the first command in the script command file. 15 14 13 12 11 10 9 8 0 7 6 5 4 3 2 1 0 BRANCH COMMAND The BRANCH command jumps to the specified command in the script command file, with the option of looping for a specified number of repetitions. Nested loops are not allowed. 15 1 14 0 13 1 Field 12 11 10 9 LOOPCOUNT 8 7 6 0 Value 0 LOOPCOUNT ADDRESS 5 4 3 2 ADDRESS 1 0 Description Loop until a STOP PWM SCRIPT command is issued by the host. 1–63 Number of repetitions to perform, biased by -1. The range is 0–62 repetitions. 0–59 Branch destination address in the script command file. If this field is greater than 59, no looping will be performed. END COMMAND The END command terminates script execution and asserts an interrupt to the host if the RESET bit is set to “1” or “0”. If the END command is executed with the RESET bit set to “1” , the PWM output will be disabled. If the RESET bit is “0” when executing the END command, the PWM channel remains active with the fixed duty cycle it was last set to. NOTE If a PWM channel is waiting for the trigger (last executed command was "TRIGGER") and the script execution is halted then the "END" command can’t be executed because the previous command is still pending. This is an exception - in this case the IRQ signal will not be asserted. 15 1 14 1 13 0 12 0 11 RESET 10 9 8 7 6 5 4 3 2 1 0 0 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 23 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 Bit www.ti.com Value RESET Description 0 PWM_x output is active when script execution terminates. 1 PWM_x output is Tristate when script execution terminates. TRIGGER COMMAND Triggers are used to synchronize operations between PWM channels. A TRIGGER command that sends a trigger takes sixteen 32.768 kHz clock cycles, and a command that waits for a trigger takes at least sixteen 32.768 kHz clock cycles. A TRIGGER command that waits for a trigger (or triggers) will stall script execution until the trigger conditions are satisfied. Then, it will clear the trigger(s) and continue to the next command. When a trigger is sent, it is stored by the receiving channel and can only be cleared when the receiving channel executes a TRIGGER command that waits for the trigger. 15 1 14 1 13 1 12 Field WAITTRIGGER SENDTRIGGER 11 10 9 WAITTRIGGER 8 7 6 Value 5 4 3 SENDTRIGGER 2 1 0 0 Description 000xx1 Wait for trigger from channel 0 000x1x Wait for trigger from channel 1 0001xx Wait for trigger from channel 2 000xx1 Send trigger to channel 0 000x1x Send trigger to channel 1 0001xx Send trigger to channel 2 PWM SCRIPT EXAMPLE This example shows a complex ramping sequence that uses triggers for synchronization. Three scripts implement the example. Figure 16 shows the PWM outputs for this example. Figure 16. PWM Outputs 24 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 PWM Channel 0 Script Script Command Address PWM_WRITE Parameter 1 PWM_WRITE Parameter 2 PWM_WRITE Parameter 3 Script Command 0x00 0x01 0x40 0x00 SET_PWM Initialize channel for 0% duty cycle 0x01 0x05 0xE2 0x00 TRIGGER Wait for trigger from channel 2 0x02 0x09 0x07 0x7E RAMP Ramp up by 126 steps 0x03 0x0D 0x07 0x7E RAMP Ramp up by 126 steps 0x04 0x11 0x07 0xFE RAMP Ramp down by 126 steps 0x05 0x15 0x07 0xFE RAMP Ramp down by 126 steps 0x06 0x19 0xA1 0x82 BRANCH 0x07 0x1D 0xC8 0x00 END Description Loop 2 times starting at address 0x02 Terminate script and assert IRQ to host PWM Channel 1 Script Script Command Address PWM_WRITE Parameter 1 0x00 0x01 PWM_WRITE Parameter 2 PWM_WRITE Parameter 3 Script Command 0x02 0x40 0xFF SET_PWM Initialize channel for 100% duty cycle 0x06 0xE2 0x00 TRIGGER Wait for trigger from channel 2 0x02 0x0A 0x0F 0xFE RAMP Ramp down by 126 steps 0x03 0x0E 0x0F 0xFE RAMP Ramp down by 126 steps 0x04 0x12 0x0F 0x7E RAMP Ramp up by 126 steps 0x05 0x16 0x0F 0x7E RAMP Ramp up by 126 steps 0x06 0x1A 0xA2 0x02 BRANCH Loop 3 times starting at address 0x02 0x07 0x1E 0xE0 0x08 TRIGGER Send trigger to channel 2 0x08 0x22 0xC8 0x00 END PWM_WRITE Parameter 3 Script Command Description Terminate script and assert IRQ to host PWM Channel 2 Script Script Command Address PWM_WRITE Parameter 1 PWM_WRITE Parameter 2 0x00 0x03 0x40 0x00 SET_PWM 0x01 0x07 0x03 0x7E RAMP Ramp up by 126 steps 0x02 0x0B 0x03 0x7E RAMP Ramp up by 126 steps 0x03 0x0F 0x03 0xFE RAMP Ramp down by 126 steps 0x04 0x13 0x03 0xFE RAMP Ramp down by 126 steps 0x05 0x17 0xE1 0x06 TRIGGER 0x06 0x1B 0x03 0x7E RAMP Ramp up by 126 steps 0x07 0x1F 0x03 0x7E RAMP Ramp up by 126 steps 0x08 0x23 0x03 0xFE RAMP Ramp down by 126 steps 0x09 0x27 0x03 0xFE RAMP Ramp down by 126 steps 0x0A 0x2B 0xC8 0x00 END Description Initialize channel for 0% duty cycle Send triggers to channels 0 and 1, wait for trigger from channel 1 Terminate script and assert IRQ to host Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 25 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com SELECTABLE SCRIPT EXAMPLE Multiple scripts can be placed in a single buffer. The script which is executed is selected by the address in the parameter to the PWM_START command (0x96). Script Command Address PWM_WRITE Parameter 1 PWM_WRITE Parameter 2 PWM_WRITE Parameter 3 Script Command 0x01 0x40 0x00 Set PWM_0 to 0% duty cycle 0x00 0x01 0x05 0x0F 0x33 Ramp up 51 steps 0x02 0x09 0xC0 0x00 Keep channel at 20% duty cycle 0x03 0x0D 0x40 0xFF Set PWM_0 to 100% duty cycle 0x11 0x0F 0xD5 Ramp down 85 steps 0x05 0x15 0xC0 0x00 Keep channel at 66.6% duty cycle 0x06 0x19 0x40 0x00 Set PWM_0 to 0% duty cycle 0x07 0x1D 0x07 0x7E Ramp up 126 steps 0x21 0x07 0x7E Ramp up 126 steps 0x25 0x07 0xFE Ramp down 126 steps 0x0A 0x29 0x07 0xFE Ramp down 126 steps 0x0B 0x2D 0xA5 0x07 Loop ten times to script address 0x07 0x31 0xC8 0x00 Switch PWM_0 off (script 3 automatically enters here) 0x35 0x40 0x00 Set PWM_0 to 0% duty cycle 0x04 0x08 0x09 0x0C Script 1 Description Script 2 Script 3 Script 4 0x0D 0x0E Script 5 0x0F 0x10 Script 6 0x11 0x12 0x13 (Alternates between 25% and 75% duty cycle) 0x14 0x39 0x07 0x25 Ramp up 37 steps 0x3D 0xC0 0x00 Keep channel at 14.5% duty cycle 0x41 0x40 0x00 Set PWM_0 to 0% duty cycle 0x45 0x01 0x40 Ramp up 64 steps 0x49 0x3F 0x7E Ramp up 126 steps 0x4D 0x3F 0xFE Ramp down 126 steps 0x51 0xA0 0x12 Always branch to script address 0x12 0x15 ..... Script 7 0x3B To set a fixed duty cycle on a PWM channel requires 3 steps (see script 1 for duty cycles from 0% to 49% and script 2 for duty cycles from 51% to 100%). To keep a PWM channel active providing a fixed duty cycle on its output, the script must terminate with the END command leaving the RESET bit clear. To switch this channel off, the host must send another PWM_START command (0x96 followed by the parameter bytes) triggering the single command described in script 4. This END command will set the RESET bit and the dedicated PWM output will be disabled. Script 3 will automatically enter into this command when the 10 loops of ramping up and down are executed. Script 7 can be finished by two commands: • PWM_STOP command with parameter 0x01 • PWM_START command with parameter 0x31 (start PWM_0 from address 0x0C to run script 4) The script address is the physical address to be used from BRANCH instructions inside the script file buffer. The parameter 1 byte contains the same address with the 2 channel bits appended and will be associated with the PWM_START command. 26 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 DIGITAL MULTIPLEXERS Two 2:1 multiplexers are provided for host-controlled digital switching. Setting the MUX1EN or MUX2EN bits with the WRITE_CFG command enables the corresponding multiplexer and its input and output signals, which overrides any other functions which may use these pins. The MUX1 signals are alternate functions of the PWM_x outputs. The MUX2 signals are alternate functions of three KP-Yx pins shared with the rotary encoder interface, so MUX2 is unavailable when the interface is used. The data select inputs for the multiplexers are controlled by the MUX1SEL and MUX2SEL bits, which are written by the WRITE_CFG command. If it is important to avoid momentarily passing an incorrect input to the output, the select bit must be loaded with a first WRITE_CFG command before sending a second WRITE_CFG command to set the enable bit. The truth table for the multiplexers is shown in Table 9. Table 9. Digital Multiplexer Function Table MUXxEN Bit MUXxSEL Bit MUXx_IN2 Pin MUXx_IN1 Pin MUXx_OUT Pin 1 0 X 0 0 1 0 X 1 1 1 1 0 X 0 1 1 1 X 1 X MUXx_OUT not enabled 0 X X HOST INTERFACE The two-wire ACCESS.bus interface is used to communicate with a host. The ACCESS.bus interface is compatible with the I2C bus standard. The LM8323 operates as a bus slave at 400 kHz (Fast mode). All communication with the LM8323 over the ACCESS.bus interface is initiated by the host, usually in response to an interrupt request (IRQ low) asserted by the LM8323. The LM8323 may request service from the host by asserting the IRQ interrupt output. START AND STOP CONDITIONS Every transfer is preceded by a Start condition or a Repeated Start condition. The latter occurs when a command follows immediately upon another command without an intervening Stop condition. A Stop condition indicates the end of transmission. Every byte is acknowledged by the receiver. Figure 17. Start and Stop Conditions CONTINUOUS COMMAND STRINGS A host device may send a continuous string of commands using the Repeated Start condition, which would block another ACCESS.bus device from gaining control of the bus. After Power-On the host device must send multiple commands to initialize the LM8323 device. A minimal command string will include the commands shown in Table 10. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 27 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com Table 10. Minimal Command String Command Description READ_ID Read vendor ID and software version READ_INT Check if NOINT bit is set in interrupt register WRITE_CFG Configure the LM8323 SET_KEY_SIZE Set the size of the keypad WRITE_CLK Set the clock mode for the PWM unit WRITE_PORT_SEL Set port direction for GPIO pins WRITE_PORT_STATE Set port states of GPIO pins A more comprehensive command string may include the additional commands shown in Table 11. Table 11. Additional Commands Command Description SET_DEBOUNCE Set debounce time SET_ACTIVE Set active time READ_CLK Verify PWM clock settings READ_CFG Verify configuration setting READ_PORT_STATE Read all port states (physical levels on pins) SPACER NOTE Very long continuous command strings exceeding 30 milliseconds could overrun the ability of the LM8323 to process commands if the time from the last clock cycle of a command until the next Start condition or Repeated Start condition is always shorter than 60 µs. A very long command chain could prevent the LM8323 from performing any watchdog service and consequently could trigger a physical RESET to the device. To avoid overrunning the LM8323, the host should provide a 1ms break between long (>30 ms) command sequences for SCL frequencies > 100 kHz. DEVICE ADDRESS The device address is controlled by states sampled on the CONFIG_1 and CONFIG_2 pins, as shown in Table 12. In the first byte of a bus transaction, a 7-bit address plus a direction bit are broadcast by the bus master to all bus slaves. Table 12. Device Address Selection CONFIG_1 CONFIG_2 Device Address 0 0 1000 010X 0 1 1000 011X 1 0 1000 100X 1 1 1000 101X CONFIG_1 and CONFIG_2 pins should be connected to GND or VCC using pulldown or pullup resistors. The pins cannot be left unconnected. HOST WRITE COMMANDS Some host commands include one or more data bytes written to the LM8323. Figure 18 shows a SET_KEY_SIZE command, which consists of an address byte, a command byte, and one data byte. The first byte is composed of a 7-bit slave address in bits 7:1 and a direction bit in bit 0. The state of the direction bit is 0 on writes from the host to the slave and 1 on reads from the slave to the host. The second byte sends the command. The SET_KEY_SIZE command is 0x90. 28 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 The third byte sends the data, in this case specifying the number of rows and columns for the keypad. Figure 18. Host Write Command HOST READ COMMANDS Some host commands include one or more data bytes read from the LM8323. Figure 19 shows a READ_PORT_SEL command which consists of an address byte, a command byte, a second address byte, and two data bytes. The first address byte is sent with the direction bit driven low to indicate a write transaction of the command to the LM8323. The second address byte is sent with the direction bit undriven (pulled high) to indicate a read transaction of the data from the LM8323. The Repeated Start condition must be repeated whenever the slave address or the direction bit is changed. In this case, the direction bit is changed. The bus master can send any number of Repeated Start conditions without releasing control of the bus. This technique can be used to implement atomic transactions, in which the bus master sends a command and then reads a register without allowing any other device to get control of the bus between these events. The data is sent from the slave to the host in the fourth and fifth bytes. The fifth byte ends with a negative acknowledgement (NACK) to indicate the end of the data. Figure 19. Host Read Command INTERRUPTS The IRQ output may be asserted on these conditions: • Any new key-event after the last interrupt was asserted but not yet acknowledged by reading the interrupt code. • Any change in the state of the rotary encoder inputs. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 29 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 • • www.ti.com Termination of a PWM script (END command). Any error condition, which is indicated by the error code. INTERRUPT CODE The interrupt code is read and acknowledged with the READ_INT command (0x82). This command clears the code and deasserts the IRQ output. Table 13 shows the format of the interrupt code. Table 13. Interrupt Code 7 PWM2END 6 PWM1END 5 PWM0END 4 NOINIT 3 ERROR Bit 2 0 An END script command was executed by PWM channel 2. PWM1END An END script command was executed by PWM channel 1. PWM0END An END script command was executed by PWM channel 0. NOINIT The LM8323 is waiting for an initialization sequence. ERROR An error condition occurred. KEYPAD 0 KEYPAD Description PWM2END ROTATOR 1 ROTATOR A state change was detected in the rotary encoder inputs. A key-press or key-release event occurred. ERROR CODE If the LM8323 reports an error, the READ_ERROR command (0x8C) is used to read the error code. This command clears the error code. Table 14 shows the format of the error code. Table 14. Error Code 7 0 6 FIFOOVR 5 0 4 0 3 0 Bit FIFOOVER 2 KEYOVR 1 CMDUNK 0 BADPAR Description Event occurred while the FIFO was full. KEYOVR More than two keys were pressed simultaneously. CMDUNK Not a valid command. BADPAR Bad command parameter. WAKE-UP FROM HALT MODE Any bus transaction initiated by the host may encounter the LM8323 device in Halt mode or busy with processing data, such as controlling the FIFO buffer or executing interrupt service routines. LM8323 shows the case in which the host sends a command while the LM8323 is in Halt mode (Internal execution clock is stopped). Any activity on the ACCESS.bus wakes up the LM8323, but it cannot acknowledge the first bus cycle immediately after wake-up. The host drives a Start condition followed by seven address bits and a R/W bit. The host then releases SDA for one clock period, so that it can be driven by the LM8323. If the LM8323 does not drive SDA low during the high phase of the clock period immediately after the R/W bit, the bus cycle terminates without being acknowledged (shown as NACK in Figure 20). The host then aborts the transaction by sending a Stop condition. After aborting the bus cycle, the host may then retry the bus cycle. On the second attempt, the LM8323 will be able to acknowledge the slave address, because it will be in Active mode. Alternatively, the I2C specification allows sending a START byte (00000001), which will not be acknowledged by any device. This byte can be used to wake up the LM8323 from Halt mode. The LM8323 may also stall the bus transaction by pulling the SCL low, which is a valid behavior defined by the I2C specification. 30 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 Figure 20. LM8323 Responds with NACK, Host Retries Command HOST COMMANDS Function Cmd Dir READ_ID 0x80 R WRITE_CFG 0x81 READ_INT Data Bytes nnnn nnnn Description pppp pppp Read the manufacturer code (nnnn nnnn) and the device revision number (pppp pppp). W nnnn nnnn Write the hardware configuration register. 0x82 R nnnn nnnn Read the interrupt code, deassert the IRQ output, and clear the code. (If the NOINIT bit is set, it remains set and IRQ remains asserted until a WRITE_CFG command is received.) RESET 0x83 W nnnn nnnn Reset the LM8323. Error if nnnn nnnn is not 0xAA. WRITE_PULL_DOWN 0x84 W nnnn nnnn Select pullup (0) or pulldown (1) direction for the corresponding general-purpose I/O (GPIO) port pins. WRITE_PORT_SEL 0x85 W WRITE_PORT_STATE 0x86 W READ_PORT_SEL 0x87 R READ_PORT_STATE 0x88 R READ_FIFO 0x89 R Up to 15 event codes Read an event from the FIFO. Maximum of 14 event codes stored in the FIFO. RPT_READ_FIFO 0x8A R Up to 15 event codes Repeats a FIFO read without advancing the FIFO pointer, for example to retry a read after an error. SET_ACTIVE 0x8B W nnnn nnnn Set the time during which the LM8323 stays active before entering Halt mode. The active time must be greater than the debounce time. The default time is 500 milliseconds. The valid range is 1255. Active time = n × 4 milliseconds. pppp pppp nnnn nnnn pppp pppp nnnn nnnn pppp pppp nnnn nnnn pppp pppp nnnn nnnn pppp pppp Select input (0) or output (1) for the corresponding generalpurpose I/O (GPIO) port pins. For pins configured as inputs, 0 selects high-impedance mode and 1 enables a weak pullup. For pins configured as outputs, each bit specifies the logic level driven on the pin. Read the direction of the corresponding GPIO port pins. Read the state on the corresponding GPIO port pins. READ_ERROR 0x8C R nnnn nnnn Read and clear the error code. READ_ROTATOR 0x8E R nnnn nnnn Read accumulated rotation steps since previous read. SET_DEBOUNCE 0x8F W nnnn nnnn Set the time for rescanning the keypad after detecting a keypress or key-release event to verify the event. The default time is 12 milliseconds. The valid range is 1255. Debounce time = n × 4 milliseconds and must not exceed active time. SET_KEY_SIZE 0x90 W nnnn pppp Set keypad size. nnnn = KP-Xx pins, pppp = KP-Yx pins READ_KEY_SIZE 0x91 R nnnn pppp Read keypad size. nnnn = KP-Xx pins, pppp = KP-Yx pins READ_CFG 0x92 R nnnn nnnn Read the hardware configuration register. WRITE_CLOCK 0x93 W nnnn nnnn Write the clock configuration register. READ_CLOCK 0x94 R nnnn nnnn Read the clock configuration register. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 31 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 Function www.ti.com Cmd Dir Data Bytes Description Write a command to the PWM script command file. nn = PWM channel number (01, 10, or 11) PWM_WRITE 0x95 W aaaa aann aaaaaa = address in script command file (0-59) pppp pppp pppp pppp = high byte of script command qqqq qqqq qqqq qqqq = low byte of script command PWM_START 0x96 W aaaa aann Start script on channel nn (01, 10, or 11) at address aaaaaa. PWM_STOP 0x97 W 0000 00nn Stop script on channel nn (01, 10, or 11). SPACER NOTE The data bytes which follow the command can be reads (toward the host) or writes (toward the LM8323). In the case of the READ_FIFO and RPT_READ_FIFO commands, the number of data bytes is variable, with the last transaction indicated by returning a negative acknowledgement (NACK). READ_ID COMMAND The READ_ID command consists of a command byte (0x80) from the host and two data bytes from the LM8323. The first data byte returns the manufacturer code, and the second byte returns the device revision level. 7 1 6 0 5 0 4 0 3 0 2 0 1 0 0 0 7 6 5 4 3 2 MANUFACTURER 1 0 7 6 5 4 3 2 REVISION 1 0 WRITE_CFG COMMAND The WRITE_CFG command consists of a command byte (0x81) and a data byte from the host. The data byte is loaded into the hardware configuration register. The default state of this register is 0x80. 7 1 6 0 5 0 Bit IRQPST ROTEN MUX2EN MUX2SEL MUX1EN MUX1SEL 32 4 0 3 0 2 0 1 0 0 1 7 IRQPST 6 ROTEN 5 0 Value 4 0 3 MUX2EN 2 MUX2SEL 1 MUX1EN 0 MUX1SEL Description 0 IRQ is an open-drain output. 1 IRQ is a push-pull output. 0 Rotary encoder interface disabled. 1 Rotary encoder interface enabled. This selection enables the ROT_IN_x inputs which are alternate functions of certain KP-Yx pins. 0 MUX2_OUT output disabled. 1 MUX2_OUT output enabled. This overrides any other function available on this pin. 0 If the MUX2 EN bit is 1, the MUX2_IN1 input drives the MUX2_OUT output. 1 If the MUX2 EN bit is 1, the MUX2_IN2 input drives the MUX2_OUT output. 0 MUX1_OUT output disabled. 1 MUX1_OUT output enabled. This overrides any other function available on this pin. 0 If the MUX1 EN bit is 1, the MUX1_IN1 input drives the MUX1_OUT output. 1 If the MUX1 EN bit is 1, the MUX1_IN2 input drives the MUX1_OUT output. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 READ_INT COMMAND The READ_INT command consists of a command byte (0x82) from the host and a data byte from the LM8323. The data byte is the interrupt code. Reading the interrupt code acknowledges the interrupt (which deasserts IRQ) and clears the interrupt code. An exception to this behavior occurs if the NOINIT bit is set, in which case IRQ will not be deasserted and the interrupt code will not be cleared until a WRITE_CFG command is received. 7 1 6 0 5 0 4 0 3 0 2 0 1 1 Bit 0 0 7 PWM2END 6 PWM1END 5 PWM0END Value PWM2END PWM1END PWM0END NOINIT ERROR ROTATOR KEYPAD 4 NOINIT 3 ERROR 2 0 1 ROTATOR 0 KEYPAD Description 0 No interrupt from PWM channel 2. 1 An END script command was executed by PWM channel 2. 0 No interrupt from PWM channel 1. 1 An END script command was executed by PWM channel 1. 0 No interrupt from PWM channel 0. 1 An END script command was executed by PWM channel 0. 0 Normal operation. 1 LM8323 is waiting for the initialization sequence. 0 No error condition is indicated. 1 An error condition occurred. 0 No state change in the rotary encoder inputs is indicated. 1 A state change was detected in the rotary encoder inputs. 0 No key-press or key-release event is indicated. 1 A key-press or key-release event occurred. RESET COMMAND The RESET command consists of a command byte (0x83) and one data byte from the host. The command causes a reset, identical to an external reset. The data byte must be 0xAA, otherwise no reset will occur and an error condition will be signalled. NOTE When FW6 version devices receive a RESET command the IRQ line is set high and held high for 60 ms, then pulled low to show the device was successfully reset and is ready to be used. 7 1 6 0 5 0 4 0 3 0 2 0 1 1 0 1 7 1 6 0 5 1 4 0 3 1 2 0 1 1 0 0 WRITE_PULL_DOWN COMMAND 0 Bit GPIO_xx Value 0 7 6 5 4 3 2 1 0 GPIO_00 0 1 GPIO_01 1 2 GPIO_02 0 3 GPIO_03 0 4 GPIO_04 0 5 GPIO_05 0 6 GPIO_06 1 7 GPIO_07 0 GPIO_08 1 GPIO_09 2 GPIO_10 3 GPIO_11 4 GPIO_12 5 GPIO_13 6 GPIO_14 7 GPIO_15 The WRITE_PORT_SEL command consists of a command byte (0x84) and two data bytes from the host. The data bytes configure the pullup/pulldown device (if enabled) for the corresponding general-purpose I/O ports as pullups (0) or pulldowns (1). The first data byte controls ports GPIO_15 through GPIO_08, and the second byte controls ports GPIO_07 through GPIO_00. Description 0 GPIO port pin pullup/pulldown device is a pullup. 1 GPIO port pin pullup/pulldown device is a pulldown. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 33 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com WRITE_PORT_SEL COMMAND 6 5 4 3 2 1 1 0 0 0 0 1 0 1 GPIO_14 GPIO_13 GPIO_12 GPIO_11 GPIO_10 0 Bit Value GPIO_xx 0 7 6 5 4 3 2 1 0 GPIO_00 7 GPIO_01 0 GPIO_02 1 GPIO_03 2 GPIO_04 3 GPIO_05 4 GPIO_06 5 GPIO_07 6 GPIO_08 7 GPIO_15 The WRITE_PORT_SEL command consists of a command byte (0x85) and two data bytes from the host. The data bytes configure the corresponding general-purpose I/O ports as inputs (0) or outputs (1). The first data byte controls ports GPIO_15 through GPIO_08, and the second byte controls ports GPIO_07 through GPIO_00. Description 0 GPIO port pin is an input. 1 GPIO port pin is an output. The GPIO_09 port pin can only be configured as an input with weak pullup/pulldown device. WRITE_PORT_STATE COMMAND 6 5 4 3 2 1 1 0 0 0 0 1 1 0 GPIO_14 GPIO_13 GPIO_12 GPIO_11 GPIO_10 GPIO_09 Bit 0 7 6 5 4 3 2 1 0 GPIO_00 7 GPIO_01 0 GPIO_02 1 GPIO_03 2 GPIO_04 3 GPIO_05 4 GPIO_06 5 GPIO_07 6 GPIO_08 7 GPIO_15 The WRITE_PORT_STATE command consists of a command byte (0x86) and two data bytes from the host. For general-purpose I/O ports configured as inputs, the data bytes select whether the inputs are high-impedance (0) or have a weak pullup (1). For ports configured as outputs, the data bytes control the state driven on the output. The first data byte controls ports GPIO_15 through GPIO_08, and the second byte controls ports GPIO_07 through GPIO_00. Value Description 0 If the GPIO port pin is an input, pullup device is disabled. If the GPIO port pin is an output, it is driven low. 1 If the GPIO port pin is an input, pullup device is enabled. If the GPIO port pin is an output, it is driven high. GPIO_xx READ_PORT_SEL COMMAND 6 5 4 3 2 1 1 0 0 0 0 1 1 1 GPIO_14 GPIO_13 GPIO_12 GPIO_11 GPIO_10 GPIO_09 Bit GPIO_xx 34 Value 0 7 6 5 4 3 2 1 0 GPIO_00 7 GPIO_01 0 GPIO_02 1 GPIO_03 2 GPIO_04 3 GPIO_05 4 GPIO_06 5 GPIO_07 6 GPIO_08 7 GPIO_15 The READ_PORT_SEL command consists of a command byte (0x87) from the host and two data bytes from the LM8323. The data bytes indicate the direction configured for the corresponding ports, either input (0) or output (1). The first data byte controls ports GPIO_15 through GPIO_08, and the second byte controls ports GPIO_07 through GPIO_00. Description 0 GPIO port pin is an input. 1 GPIO port pin is an output. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 READ_PORT_STATE COMMAND 6 5 4 3 2 1 1 0 0 0 1 0 0 0 GPIO_14 GPIO_13 GPIO_12 GPIO_11 GPIO_10 GPIO_09 Bit Value 0 7 6 5 4 3 2 1 0 GPIO_00 7 GPIO_01 0 GPIO_02 1 GPIO_03 2 GPIO_04 3 GPIO_05 4 GPIO_06 5 GPIO_07 6 GPIO_08 7 GPIO_15 The READ_PORT_STATE command consists of a command byte (0x88) from the host and two data bytes from the LM8323. The data bytes indicate the states on the corresponding ports. The first data byte controls ports GPIO_15 through GPIO_08, and the second byte controls ports GPIO_07 through GPIO_00. Description 0 If the GPIO port pin is an input, pullup is disabled. If the GPIO port pin is an output, it is driven low. 1 If the GPIO port pin is an input, pullup is enabled. If the GPIO port pin is an output, it is driven high. GPIO_xx READ_FIFO COMMAND The READ_FIFO command consists of a command byte (0x89) sent from the host and a variable number of data bytes received from the LM8323. The LM8323 will provide data until the FIFO is empty. The last data byte is indicated by its value (0x00) and a negative acknowledgement (NACK) on the ACCESS.bus interface. The data bytes correspond to key-press and key-release events, as described in Table 4. 7 1 6 0 5 0 4 0 3 1 Field 2 0 1 0 0 1 7 6 5 4 3 2 FIFODATA Value FIFODATA 1 0 7 6 5 4 3 0x00 2 1 0 Description 0xxxxxxx Key-release event. 1xxxxxxx Key-press event. RPT_READ_FIFO COMMAND The RPT_READ_FIFO command consists of a command byte (0x8A) and from the host and a variable number of data bytes from the LM8323. This command provides the same data as a previous READ_FIFO command, but without advancing the FIFO pointer. It may be used to recover from an error encountered during a READ_FIFO command. 7 1 6 0 5 0 Field FIFODATA 4 0 3 1 2 0 1 1 0 0 7 6 5 4 3 2 FIFODATA Value 1 0 7 6 5 4 3 0x00 2 1 0 Description 0xxxxxxx Key-release event. 1xxxxxxx Key-press event. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 35 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com SET_ACTIVE COMMAND The SET_ACTIVE command consists of a command byte (0x8B) and a data byte from the host. This command sets the time that the LM8323 stays active without detecting a key-press, key-release or rotary encoder event before entering Halt mode. The default active time is 500 milliseconds. The host can program ACTIVETIME from 4–1020 milliseconds with a granularity of 4 milliseconds. 7 1 6 0 5 0 4 0 3 1 Field 2 0 1 1 0 1 7 6 5 4 Value 2 1 0 Description 0 ACTIVETIME 3 ACTIVETIME Halt mode is disabled. 1–255 Active time = n × 4 milliseconds. READ_ERROR COMMAND The READ_ERROR command consists of a command byte (0x8C) from the host and a data byte from the LM8323. After reading an interrupt code that indicates an error condition, this command is used to read an error code that indicates the cause of the error condition. 7 1 6 0 5 0 4 0 3 1 Bit 2 1 1 0 0 0 7 0 6 FIFOOVR 5 0 4 0 Value FIFOOVR KEYOVR CMDUNK BADPAR 3 0 2 KEYOVR 1 CMDUNK 0 BADPAR Description 0 No FIFO overrun occurred. 1 Event occurred while the FIFO was full. 0 No keypad overrun occurred. 1 More than two keys were pressed simultaneously. 0 No invalid command was encountered. 1 Not a valid command. 0 No bad parameter was encountered. 1 Bad command parameter. READ_ROTATOR COMMAND The READ_ROTATOR command consists of a command byte (0x8E) from the host and a data byte from the LM8323. The data byte is a signed two's complement value which indicates the accumulated number of rotation steps of an external rotary encoder since the last time the READ_ROTATOR command was executed. 7 1 6 0 5 0 4 0 3 1 2 1 1 1 0 0 7 Field Value ROTATION −128 to +127 6 5 4 3 ROTATION 2 1 0 Description Clockwise rotation is indicated by a positive value. Counterclockwise movement is indicated by a negative value. SET_DEBOUNCE COMMAND The SET_DEBOUNCE command consists of a command byte (0x8F) and a data byte from the host. This command sets the time that the LM8323 waits before rescanning the keypad to confirm a key-press or keyrelease event. The default debounce time is 12 milliseconds. The host can program DEBOUNCETIME from 4–1020 milliseconds with a granularity of 4 milliseconds. The DEBOUNCETIME must not exceed the active time set with the SET_ACTIVE command. 7 1 36 6 0 5 0 4 0 3 1 2 1 1 1 0 1 7 6 5 Submit Documentation Feedback 4 3 DEBOUNCETIME 2 1 0 Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 Field Value DEBOUNCETIME 1–255 Description Active time = n × 4 milliseconds. SET_KEY_SIZE COMMAND The SET_KEY_SIZE command consists of a command byte (0x90) and a data byte from the host. This command specifies the keypad size in terms of the number of KP-Xx inputs and KP-Yx outputs which are used. Any unused KP-Xx and KP-Yx pins may be used for general-purpose I/O. The minimum value for either field is 3, which corresponds to a keypad configuration that supports 3 × 3 + 3 SF keys (total of 12 keys). The maximum number of KP-Xx inputs is 8, and the maximum number of KP-Yx outputs is 12. If the digital multiplexer MUX2 or the rotary encoder interface is used, the maximum number of KP-Yx outputs is 9. If the SLOWCLKOUT pin is used, the maximum number is 8. 7 1 6 0 5 0 4 1 Field 3 0 2 0 1 0 0 0 7 6 5 4 3 2 KP-X Value 1 0 KP-Y Description KP-X 3–8 Number of KP-Xx inputs. KP-Y 3–12 Number of KP-Yx outputs. READ_KEY_SIZE COMMAND The READ_KEY_SIZE command consists of a command byte (0x91) from the host and a data byte from the LM8323. The host can issue the command at any time to read the configuration of the keypad. 7 1 6 0 5 0 4 1 3 0 Field 2 0 1 0 0 1 7 6 5 4 3 2 KP-X Value 1 0 KP-Y Description KP-X 3–8 Number of KP-Xx inputs. KP-Y 3–12 Number of KP-Yx outputs. READ_CFG COMMAND The READ_CFG command consists of a command byte (0x92) from the host and a data byte from the LM8323. The data byte returns the settings in the hardware configuration register. The default state of this register is 0x80. 7 1 6 0 5 0 Bit ROTEN MUX2EN MUX2SEL MUX1EN MUX1SEL 4 1 3 0 2 0 1 1 0 0 7 0 6 ROTEN 5 0 Value 4 0 3 MUX2EN 2 MUX2SEL 1 MUX1EN 0 MUX1SEL Description 0 Rotary encoder interface disabled. 1 Rotary encoder interface enabled. This selection enables the ROT_IN_x inputs, which are alternate functions of certain KP-Yx pins. 0 MUX2_OUT output disabled. 1 MUX2_OUT output enabled. This overrides any other function available on this pin. 0 If the MUX2 EN bit is 1, the MUX2_IN1 input drives the MUX2_OUT output. 1 If the MUX2 EN bit is 1, the MUX2_IN2 input drives the MUX2_OUT output. 0 MUX1_OUT output disabled. 1 MUX1_OUT output enabled. This overrides any other function available on this pin. 0 If the MUX1 EN bit is 1, the MUX1_IN1 input drives the MUX1_OUT output. 1 If the MUX1 EN bit is 1, the MUX1_IN2 input drives the MUX1_OUT output. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 37 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com WRITE_CLOCK COMMAND The WRITE_CLOCK command consists of a command byte (0x93) and a data byte from the host. This command sets the clock configuration, as described in Table 1. 7 1 6 0 5 0 4 1 3 0 2 0 1 1 0 1 7 6 5 4 3 2 CONFIGURATION 1 0 READ_CLOCK COMMAND The READ_CLOCK command consists of a command byte (0x94) from the host and a data byte from the LM8323. This command reads bits 7:2 of the clock configuration, as described in Table 1. 7 1 6 0 5 0 4 1 3 0 2 1 1 0 0 0 7 6 5 4 CONFIGURATION 3 2 1 1 0 0 PWM_WRITE COMMAND The PWM_WRITE command consists of a command byte (0x95) and three data bytes from the host. The command writes a 16-bit script command into a specified address in the script command file of the specified PWM channel. 7 1 6 0 5 0 4 1 3 0 2 1 1 0 0 1 7 6 5 4 3 ADDRESS Bit Value ADDRESS 0–59 CH 2 1 0 CH 7 6 5 4 3 2 1 0 7 6 5 COMMAND 4 3 2 1 0 Description Location in the PWM script command file. 01 PWM channel 0. 10 PWM channel 1. 11 PWM channel 2. PWM_START COMMAND The PWM_START command consists of a command byte (0x96) and a data byte from the host. This command starts execution of the script command file at the specified address for the specified channel. 7 1 6 0 5 0 4 1 3 0 Bit Value ADDRESS 0–59 CH 2 1 1 1 0 0 7 6 5 4 ADDRESS 3 2 1 0 CH Description Start address in the PWM script command file. 01 PWM channel 0. 10 PWM channel 1. 11 PWM channel 2. PWM_STOP COMMAND The PWM_STOP command consists of a command byte (0x97) and a data byte from the host. This command stops execution of the script command file for the specified channel. 7 1 6 0 Bit CH 38 5 0 4 1 3 0 2 1 1 1 0 1 7 0 6 0 Value 5 0 4 0 3 0 2 0 1 0 CH Description 01 PWM channel 0. 10 PWM channel 1. 11 PWM channel 2. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. ABSOLUTE MAXIMUM RATINGS (1) (2) Supply Voltage (VCC) 2V Voltage at Any Pin -0.3V to VCC +0.3V Maximum Input Current Without Latchup ESD Protection Level ±100 mA (Human Body Model) 2 kV (Machine Model) 200V (Charge Device Model) 750V Total Current into VCC Pin (Source) 100 mA Total Current out of GND Pin (Sink) 100 mA −65°C to +140°C Storage Temperature Range (1) (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and test conditions, see the DC ELECTRICAL CHARACTERISTICS and AC ELECTRICAL CHARACTERISTICS tables. If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications. DC ELECTRICAL CHARACTERISTICS (Temperature: -40°C ≤ TA ≤ +85°C, unless otherwise specified) Data sheet specification limits are specified by design, test, or statistical analysis. Symbol Parameter VCC Operating Voltage IDD Supply Current Conditions Min (1) VCC = 1.9V, TC = 0.5 µs IHALT Standby Mode Current (3) VIL Logical 0 Input Voltage (4) Logical 1 Input Voltage (4) (1) (2) (3) (4) (5) (6) V 1.9 3.0 mA <9 40 µA 0.3 x VCC VCC = 1.8V (4) (5) -2 100 Weak Pull-Up/Pull-Down Current 1.6V<VCC< 2.0V Output Current Source (Push-Pull Mode) VCC = 1.62V, VOH = 0.7 x VCC Output Current Sink (Push-Pull Mode) VCC = 1.62V, VOL = 0.3 x VCC Input/Output Capacitance V 0.7 x VCC Allowable Sink and Source Current per Pin CPAD Units 1.98 (2) Typical: VCC = 1.9V, TA = 25°C Hi-Z Input Leakage (TRI-STATE Output) Port Input Hysteresis Max Internal Clock, No loads on pins, VIH Typ 1.62 (6) (5) 2 400 V µA mV 150 µA -16 mA 16 mA 16 mA 5 pF Supply current is measured with inputs connected to VCC and outputs driven low but not connected to a load. Command execution cycle = 0.5 µs. In standby mode, the internal clock is switched off. Supply current in standby mode is measured with inputs connected to VCC and outputs driven low but not connected to a load. Applied to all digital pins (including RESET) except for SLOWCLK when configured for an external clock. Specified by design, not tested. The sum of all I/O sink/source current must not exceed the maximum total current into VCC and out of GND as specified in the absolute maximum ratings. Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 39 LM8323 SNLS273A – JULY 2010 – REVISED MARCH 2013 www.ti.com AC ELECTRICAL CHARACTERISTICS (Temperature: -40°C ≤ TA ≤ +85°C) Data sheet specification limits are specified by design, test, or statistical analysis. Parameter Conditions System Clock Frequency Internal RC System Clock Period (mclk) 1.62V ≤ VCC ≤ 1.98V Processing and Command Execution Cycle (tC) 1.62V ≤ VCC ≤ 1.98V Min Typ Max Units 21 MHz 48 ns μs 0.5 System Clock, Processing and Command Execution Cycle Variation 7 % 15 ns 15 ns General-Purpose I/O (GPIO) Output Rise Time (1) CLOAD = 50 pF Output Fall Time (1) ACCESS.bus Input Signals Bus Free Time Between Stop and Start Condition (tBUFi) (1) SCL Setup Time (tCSTOsi) (1) (1) SCL Hold Time (tCSTRhi) SCL Setup Time (tCSTRsi) (1) Data High Setup Time (tDHCsi) Data Low Setup Time (tDLCsi) (1) (2) (1) SCL Low Time (tSCLlowi) SCL High Time (tSCLhighi) SDA Hold Time (tSDAhi) (1) (2) (1) (2) (1) (1) (2) SDA Setup Time (tSDAsi) 16 mclk Before Stop Condition 8 mclk After Start Condition 8 mclk Before Start Condition 8 mclk Before SCL Rising Edge (RE) 2 mclk Before SCL RE 2 mclk After SCL Falling Edge (FE) 12 mclk After SCL RE 12 mclk After SCL FE 0 mclk Before SCL RE 2 mclk After SCL FE 7 mclk ACCESS.bus Output Signals SCL Hold Time (tSDAho) (1) (2) (1) Specified by design, not tested. The ACCESS.bus interface implements and meets the timing necessary for interface to the I2C and SMBus protocol at logic levels. The bus drivers are designed with open-drain output for bidirectional operation. Due to System Clock (mclk) Variation, this specification may not meet the AC timing and current/voltage drive requirements of the full bus specifications. Figure 21. ACB Start and Stop Condition Timing 40 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 LM8323 www.ti.com SNLS273A – JULY 2010 – REVISED MARCH 2013 REVISION HISTORY Changes from Original (March 2013) to Revision A • Page Changed layout of National Data Sheet to TI format .......................................................................................................... 40 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated Product Folder Links: LM8323 41 PACKAGE OPTION ADDENDUM www.ti.com 13-Sep-2014 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LM8323JGR8AXM/NOPB ACTIVE csBGA NYB 36 1000 Green (RoHS & no Sb/Br) CU SNAGCU Level-1-260C-UNLIM 40 to 85 LM8323 LM8323JGR8AXMX/NOPB ACTIVE csBGA NYB 36 3500 Green (RoHS & no Sb/Br) CU SNAGCU Level-1-260C-UNLIM 40 to 85 LM8323 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com 13-Sep-2014 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 26-Mar-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device LM8323JGR8AXM/NOPB LM8323JGR8AXMX/NOP B Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant csBGA NYB 36 1000 178.0 12.4 3.8 3.8 1.5 8.0 12.0 Q1 csBGA NYB 36 3500 330.0 12.4 3.8 3.8 1.5 8.0 12.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 26-Mar-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LM8323JGR8AXM/NOPB csBGA NYB 36 1000 210.0 185.0 35.0 LM8323JGR8AXMX/NOPB csBGA NYB 36 3500 367.0 367.0 35.0 Pack Materials-Page 2 MECHANICAL DATA NYB0036A GRA36A (Rev A) www.ti.com IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated