Fairchild FSB50825A Motion spmr 5 sery Datasheet

FSB50825A
Motion SPM® 5 Series
Features
Related Source
• UL Certified No. E209204 (UL1557)
• RD-FSB50450A - Reference Design for Motion SPM 5
Series Ver.2
• 250 V RDS(on) = 0.45 Max FRFET MOSFET 3Phase Inverter with Gate Drivers and Protection
• AN-9082 - Motion SPM5 Series Thermal Performance
by Contact Pressure
• Built-in Bootstrap Diodes Simplify PCB Layout
• AN-9080 - User’s Guide for Motion SPM 5 Series V2
• Separate Open-Source Pins from Low-Side MOSFETs
for Three-Phase Current-Sensing
General Description
• Active-HIGH Interface, Works with 3.3 / 5 V Logic,
Schmitt-trigger Input
The FSB50825A is an advanced Motion SPM® 5 module
providing a fully-featured, high-performance inverter
output stage for AC Induction, BLDC and PMSM motors.
These modules integrate optimized gate drive of
the built-in MOSFETs(FRFET® technology) to minimize
EMI and losses, while also providing multiple on-module
protection features including under-voltage lockouts and
thermal
monitoring.
The
built-in
high-speed
HVIC requires only a single supply voltage and
translates the incoming logic-level gate inputs to the
high-voltage, high-current drive signals required to
properly drive the module's internal MOSFETs.
Separate open-source MOSFET terminals are available
for each phase to support the widest variety of control
algorithms.
• Optimized for Low Electromagnetic Interference
• HVIC Temperature-Sensing Built-in for Temperature
Monitoring
• HVIC for Gate Driving and Under-Voltage Protection
• Isolation Rating: 1500 Vrms / 1 min.
• RoHS Compliant
Applications
• 3-Phase Inverter Driver for Small Power AC Motor
Drives
Package Marking & Ordering Information
Device Marking
Device
Package
Reel Size
Packing Type
Quantity
FSB50825A
FSB50825A
SPM5P-023
-
Rail
15
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
1
www.fairchildsemi.com
FSB50825A Motion SPM® 5 Series
April 2015
Inverter Part (each MOSFET unless otherwise specified.)
Symbol
Parameter
Conditions
Rating
Unit
VDSS
Drain-Source Voltage of Each MOSFET
250
V
*ID 25
Each MOSFET Drain Current, Continuous TC = 25°C
3.6
A
*ID 80
Each MOSFET Drain Current, Continuous TC = 80°C
2.7
A
*IDP
Each MOSFET Drain Current, Peak
TC = 25°C, PW < 100 s
9.0
A
*IDRMS
Each MOSFET Drain Current, Rms
TC = 80°C, FPWM < 20 kHz
1.9
Arms
Maximum Power Dissipation
TC = 25°C, For Each MOSFET
14.2
W
Rating
Unit
20
V
*PD
Control Part (each HVIC unless otherwise specified.)
Symbol
Parameter
Conditions
VCC
Control Supply Voltage
Applied Between VCC and COM
VBS
High-side Bias Voltage
Applied Between VB and VS
VIN
Input Signal Voltage
Applied Between IN and COM
20
V
-0.3 ~ VCC + 0.3
V
Rating
Unit
250
V
Bootstrap Diode Part (each bootstrap diode unless otherwise specified.)
Symbol
VRRMB
Parameter
Conditions
Maximum Repetitive Reverse Voltage
* IFB
Forward Current
TC = 25°C
0.5
A
* IFPB
Forward Current (Peak)
TC = 25°C, Under 1ms Pulse Width
1.5
A
Conditions
Rating
Unit
Each MOSFET under Inverter Operating Condition (1st Note 1)
8.8
°C/W
Conditions
Rating
Unit
Thermal Resistance
Symbol
RJC
Parameter
Junction to Case Thermal Resistance
Total System
Symbol
TJ
Parameter
Operating Junction Temperature
-40 ~ 150
°C
TSTG
Storage Temperature
-40 ~ 125
°C
VISO
Isolation Voltage
1500
Vrms
60 Hz, Sinusoidal, 1 Minute, Connect Pins to Heat Sink Plate
1st Notes:
1. For the measurement point of case temperature TC, please refer to Figure 4.
2. Marking “ * “ is calculation value or design factor.
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
2
www.fairchildsemi.com
FSB50825A Motion SPM® 5 Series
Absolute Maximum Ratings
FSB50825A Motion SPM® 5 Series
Pin descriptions
Pin Number
Pin Name
Pin Description
1
COM
IC Common Supply Ground
Bias Voltage for U-Phase High-Side MOSFET Driving
2
VB(U)
3
VCC(U)
Bias Voltage for U-Phase IC and Low-Side MOSFET Driving
4
IN(UH)
Signal Input for U-Phase High-Side
5
IN(UL)
Signal Input for U-Phase Low-Side
6
N.C
No Connection
7
VB(V)
Bias Voltage for V-Phase High Side MOSFET Driving
8
VCC(V)
Bias Voltage for V-Phase IC and Low Side MOSFET Driving
9
IN(VH)
Signal Input for V-Phase High-Side
10
IN(VL)
Signal Input for V-Phase Low-Side
11
VTS
Output for HVIC Temperature Sensing
Bias Voltage for W-Phase High-Side MOSFET Driving
12
VB(W)
13
VCC(W)
Bias Voltage for W-Phase IC and Low-Side MOSFET Driving
14
IN(WH)
Signal Input for W-Phase High-Side
15
IN(WL)
Signal Input for W-Phase Low-Side
16
N.C
17
P
18
U, VS(U)
19
NU
Negative DC-Link Input for U-Phase
20
NV
Negative DC-Link Input for V-Phase
21
V, VS(V)
No Connection
Positive DC-Link Input
Output for U-Phase & Bias Voltage Ground for High-Side MOSFET Driving
Output for V-Phase & Bias Voltage Ground for High-Side MOSFET Driving
Negative DC-Link Input for W-Phase
22
NW
23
W, VS(W)
Output for W Phase & Bias Voltage Ground for High-Side MOSFET Driving
(1) COM
(17) P
(2) VB(U)
(3) V CC(U)
VCC
VB
(4) IN (UH)
HIN
HO
(5) IN (UL)
LIN
VS
COM
LO
(18) U, V S(U)
(6) N.C
(19) N U
(7) VB(V)
(8) V CC(V)
VCC
VB
(9) IN (VH)
HIN
HO
LIN
VS
COM
LO
(10) IN (VL)
(11) V TS
(20) N V
(21) V, V S(V)
V TS
(12) V B(W)
(13) V CC(W)
VCC
VB
(14) IN (WH)
HIN
HO
(15) IN (WL)
LIN
VS
COM
LO
(22) N W
(23) W, V S(W)
(16) N.C
Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)
1st Notes:
3. Source terminal of each low-side MOSFET is not connected to supply ground or bias voltage ground inside Motion SPM® 5 product. External connections should be made as
indicated in Figure 3.
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
3
www.fairchildsemi.com
Inverter Part (each MOSFET unless otherwise specified.)
Symbol
Parameter
Conditions
BVDSS
Drain - Source
Breakdown Voltage
VIN = 0 V, ID = 1 mA (2nd Note 1)
IDSS
Zero Gate Voltage
Drain Current
RDS(on)
VSD
-
-
V
VIN = 0 V, VDS = 250 V
-
-
1
mA
Static Drain - Source
Turn-On Resistance
VCC = VBS = 15 V, VIN = 5 V, ID = 2.0 A
-
0.33
0.45

Drain - Source Diode
Forward Voltage
VCC = VBS = 15V, VIN = 0 V, ID = -2.0 A
-
-
1.2
V
-
950
-
ns
-
520
-
ns
Switching Times
VPN = 150 V, VCC = VBS = 15 V, ID = 2.0 A
VIN = 0 V  5 V, Inductive Load L = 3 mH
High- and Low-Side MOSFET Switching
(2nd Note 2)
-
150
-
ns
-
100
-
J
-
10
-
J
tOFF
EON
EOFF
RBSOA
Unit
250
tON
trr
Min Typ Max
V = 200 V, VCC = VBS = 15 V, ID = IDP, VDS = BVDSS,
Reverse Bias Safe Oper- PN
TJ = 150°C
ating Area
High- and Low-Side MOSFET Switching (2nd Note 3)
Full Square
Control Part (each HVIC unless otherwise specified.)
Symbol
Parameter
Conditions
Min Typ Max
Unit
IQCC
Quiescent VCC Current
VCC = 15 V,
VIN = 0 V
Applied Between VCC and COM
-
-
200
A
IQBS
Quiescent VBS Current
VBS = 15 V,
VIN = 0 V
Applied Between VB(U) - U,
VB(V) - V, VB(W) - W
-
-
100
A
UVCCD
UVCCR
UVBSD
UVBSR
Low-Side Under-Voltage
Protection (Figure 8)
VCC Under-Voltage Protection Detection Level
7.4
8.0
9.4
V
VCC Under-Voltage Protection Reset Level
8.0
8.9
9.8
V
High-Side Under-Voltage
Protection (Figure 9)
VBS Under-Voltage Protection Detection Level
7.4
8.0
9.4
V
VBS Under-Voltage Protection Reset Level
8.0
8.9
9.8
V
600
790
980
mV
-
-
2.9
V
0.8
-
-
V
VTS
HVIC Temperature Sensing Voltage Output
VCC = 15 V, THVIC = 25°C (2nd Note 4)
VIH
ON Threshold Voltage
Logic HIGH Level
VIL
OFF Threshold Voltage
Logic LOW Level
Applied between IN and COM
Bootstrap Diode Part (each bootstrap diode unless otherwise specified.)
Symbol
Parameter
Conditions
Min Typ Max
Unit
VFB
Forward Voltage
IF = 0.1 A, TC = 25°C (2nd Note 5)
-
2.5
-
V
trrB
Reverse Recovery Time
IF = 0.1 A, TC = 25°C
-
80
-
ns
2nd Notes:
1. BVDSS is the absolute maximum voltage rating between drain and source terminal of each MOSFET inside Motion SPM® 5 product. VPN should be sufficiently less than this
value considering the effect of the stray inductance so that VPN should not exceed BVDSS in any case.
2. tON and tOFF include the propagation delay of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field
applications due to the effect of different printed circuit boards and wirings. Please see Figure 6 for the switching time definition with the switching test circuit of Figure 7.
3. The peak current and voltage of each MOSFET during the switching operation should be included in the Safe Operating Area (SOA). Please see Figure 7 for the RBSOA test
circuit that is same as the switching test circuit.
4. Vts is only for sensing-temperature of module and cannot shutdown MOSFETs automatically.
5. Built-in bootstrap diode includes around 15 Ω resistance characteristic. Please refer to Figure 2.
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
4
www.fairchildsemi.com
FSB50825A Motion SPM® 5 Series
Electrical Characteristics (TJ = 25°C, VCC = VBS = 15 V unless otherwise specified.)
Symbol
Parameter
Conditions
Min.
Typ.
Max.
Unit
VPN
Supply Voltage
Applied Between P and N
-
150
200
V
VCC
Control Supply Voltage
Applied Between VCC and COM
13.5
15.0
16.5
V
VBS
High-Side Bias Voltage
Applied Between VB and VS
13.5
15.0
16.5
V
3.0
-
VCC
V
0
-
0.6
V
1.0
-
-
s
-
15
-
kHz
VIN(ON)
Input ON Threshold Voltage
VIN(OFF)
Input OFF Threshold Voltage
Applied Between IN and COM
tdead
Blanking Time for Preventing
VCC = VBS = 13.5 ~ 16.5 V, TJ 150°C
Arm-Short
fPWM
PWM Switching Frequency
TJ 150°C
Built-in Bootstrap Diode VF-IF Characteristic
1.0
0.9
0.8
0.7
IF [A]
0.6
0.5
0.4
0.3
0.2
0.1
0.0
0
1
2
3
4
5
6
7
8
VF [V]
9
10
11
12
13
14
15
Tc=25°C
Figure 2. Built-in Bootstrap Diode Characteristics (Typical)
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
5
www.fairchildsemi.com
FSB50825A Motion SPM® 5 Series
Recommended Operating Condition
C1
+15 V
* Example Circuit : V phase
VDC
P
MCU
R5
C5
VCC
VB
HIN
HO
LIN
VS
COM
LO
V
10 F
C2
C4
LIN
Output
Note
0
0
Z
Both FRFET Off
0
1
0
Low side FRFET On
C3
1
0
VDC
High side FRFET On
1
1
Forbidden
Shoot through
Open
Open
Z
Same as (0,0)
R3
N
VTS
HIN
Inverter
Output
®
One Leg Diagram of Motion SPM 5 Product
* Example of Bootstrap Paramters
:
C1 = C2 = 1 F Ceramic Capacitor
Figure 3. Recommended MCU Interface and Bootstrap Circuit with Parameters
3rd Notes:
1. Parameters for bootstrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
2. RC-coupling (R5 and C5) and C4 at each input of Motion SPM 5 product and MCU (Indicated as Dotted Lines) may be used to prevent improper signal due to surge-noise.
3. Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge-voltage. Bypass capacitors such as C1, C2
and C3 should have good high-frequency characteristics to absorb high-frequency ripple-current.
Figure 4. Case Temperature Measurement
3rd Notes:
4. Attach the thermocouple on top of the heat-sink of SPM 5 package (between SPM 5 package and heatsink if applied) to get the correct temperature measurement.
3.5
3.0
VTS [V]
2.5
2.0
1.5
1.0
0.5
20
40
60
80
100
120
140
160
o
THVIC [ C]
Figure 5. Temperature Profile of V TS (Typical)
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
6
www.fairchildsemi.com
FSB50825A Motion SPM® 5 Series
These values depend on PWM control algorithm
FSB50825A Motion SPM® 5 Series
VIN
VIN
Irr
VDS
120% of ID
100% of ID
ID
10% of ID
ID
VDS
tON
trr
tOFF
(a) Turn-on
(b) Turn-off
Figure 6. Switching Time Definitions
C BS
VCC
ID
VCC
VB
HIN
HO
LIN
VS
COM
LO
L
VDC
+
V DS
-
VTS
®
One Leg Diagram of Motion SPM 5 Product
Figure 7. Switching and RBSOA (Single-pulse) Test Circuit (Low-side)
Input Signal
UV Protection
Status
Low-side Supply, VCC
RESET
DETECTION
RESET
UVCCR
UVCCD
MOSFET Current
Figure 8. Under-Voltage Protection (Low-Side)
Input Signal
UV Protection
Status
High-side Supply, VBS
RESET
DETECTION
RESET
UVBSR
UVBSD
MOSFET Current
Figure 9. Under-Voltage Protection (High-Side)
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
7
www.fairchildsemi.com
(2 ) VB(U)
(3 ) VCC(U)
R5
(4 ) IN(UH)
(5 ) IN(UL)
C5
C2
(6 ) N.C
(17) P
VCC
VB
HIN
HO
LIN
VS
COM
LO
(18) U , VS(U)
C3
(19) NU
(7 ) VB(V)
(8 ) VCC(V)
(9 ) IN(VH)
Micom
(10) IN(VL)
(11) VTS
VDC
VCC
VB
HIN
HO
LIN
VS
COM
LO
(20) NV
(21) V , VS(V)
M
VTS
(12) VB(W)
(13) VCC(W)
(14) IN(WH)
(15) IN(WL)
(16) N.C
VCC
VB
HIN
HO
LIN
VS
COM
LO
(22) NW
(23) W , VS(W)
C4
For current-sensing and protection
15 V
Supply
R4
C6
R3
Figure 10. Example of Application Circuit
4th Notes:
1. About pin position, refer to Figure 1.
2. RC-coupling (R5 and C5, R4 and C6) and C4 at each input of Motion SPM® 5 product and MCU are useful to prevent improper input signal caused by surge-noise.
3. The voltage-drop across R3 affects the low-side switching performance and the bootstrap characteristics since it is placed between COM and the source terminal of the lowside MOSFET. For this reason, the voltage-drop across R3 should be less than 1 V in the steady-state.
4. Ground-wires and output terminals, should be thick and short in order to avoid surge-voltage and malfunction of HVIC.
5. All the filter capacitors should be connected close to Motion SPM 5 product, and they should have good characteristics for rejecting high-frequency ripple current.
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
8
www.fairchildsemi.com
FSB50825A Motion SPM® 5 Series
C1
(1 ) COM
FSB50825A Motion SPM® 5 Series
Detailed Package Outline Drawings
Dimension unit : [mm]
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or data on the drawing and contact a FairchildSemiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide therm and conditions,
specifically the the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/dwg/MO/MOD23DG.pdf
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
9
www.fairchildsemi.com
FSB50825A Motion SPM® 5 Series
©2012 Fairchild Semiconductor Corporation
FSB50825A Rev. 1.1
10
www.fairchildsemi.com
Similar pages