TI1 LMR23625-Q1 Simple switcher 36 v, 2.5 a synchronous step-down converter Datasheet

Order
Now
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
LMR23625 SIMPLE SWITCHER® 36 V, 2.5 A Synchronous Step-Down Converter
1 Features
3 Description
•
•
•
•
•
•
The LMR23625 SIMPLE SWITCHER® is an easy to
use 36 V, 2.5 A synchronous step down regulator.
With a wide input range from 4.5 V to 36 V, it is
suitable for various applications from industrial to
automotive for power conditioning from unregulated
sources. Peak current mode control is employed to
achieve simple control loop compensation and cycleby-cycle current limiting. A quiescent current of 75 μA
makes it suitable for battery powered systems. An
ultra-low 2 μA shutdown current can further prolong
battery life. Internal loop compensation means that
the user is free from the tedious task of loop
compensation design. This also minimizes the
external components. The device has option for fixed
frequency FPWM mode to achieve small output
voltage ripple at light load. An extended family is
available in 1 A (LMR23610) and 3 A (LMR23630)
load current options in pin-to-pin compatible
packages which allows simple, optimum PCB layout.
A precision enable input allows simplification of
regulator control and system power sequencing.
Protection features include cycle-by-cycle current
limit, hiccup mode short circuit protection and thermal
shutdown due to excessive power dissipation.
1
•
•
•
•
•
•
•
•
•
•
4.5 V to 36 V Input Range
2.5 A Continuous Output Current
Integrated Synchronous Rectification
Current Mode Control
Minimum Switch-On Time: 60 ns
2.1 MHz Switching Frequency With PFM and
Forced PWM Mode Options
Frequency Synchronization to External Clock
Internal Compensation for Ease of Use
75 µA Quiescent Current at No Load
Soft-Start into a Pre-Biased Load
High Duty Cycle Operation Supported
Precision Enable Input
Output Short-Circuit Protection with Hiccup Mode
Thermal Protection
8-Pin HSOIC with PowerPAD™ Package
Create a Custom Design Using the LMR23625
With the WEBENCH® Power Designer
2 Applications
•
•
•
•
Device Information(1)
Automotive Battery Regulation
Industrial Power Supplies
Telecom and Datacom Systems
General Purpose Wide Vin Regulation
PART NUMBER
PACKAGE
BODY SIZE (NOM)
LMR23625C
HSOIC (8)
4.89 mm x 3.90 mm
LMR23625CF
(FPWM Option)
HSOIC (8)
4.89 mm x 3.90 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Simplified Schematic
Efficiency vs Load
VIN = 12 V, PFM Option
VIN up to 36 V
CIN
100
VIN
EN/SYNC
BOOT
CBOOT
L
90
VOUT
SW
RFBT
COUT
VCC
FB
CVCC
PGND
RFBB
Efficiency (%)
AGND
80
70
60
VOUT = 5 V
VOUT = 3.3 V
50
0.0001
0.001
0.01
0.1
IOUT (A)
1
10
D000
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
4
4
4
5
5
6
7
8
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions ......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Timing Requirements ................................................
Switching Characteristics ..........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 10
7.1
7.2
7.3
7.4
Overview .................................................................
Functional Block Diagram .......................................
Feature Description.................................................
Device Functional Modes........................................
10
11
11
17
8
Application and Implementation ........................ 18
8.1 Application Information............................................ 18
8.2 Typical Applications ................................................ 18
9 Power Supply Recommendations...................... 24
10 Layout................................................................... 24
10.1
10.2
10.3
10.4
10.5
Layout Guidelines .................................................
Compact Layout for EMI Reduction ......................
Ground Plane and Thermal Considerations..........
Feedback Resistors ..............................................
Layout Example ....................................................
24
24
25
25
26
11 Device and Documentation Support ................. 27
11.1
11.2
11.3
11.4
11.5
11.6
Custom Design With WEBENCH® Tools .............
Receiving Notification of Documentation Updates
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
27
27
27
27
27
27
12 Mechanical, Packaging, and Orderable
Information ........................................................... 28
4 Revision History
Changes from Revision A (July 2016) to Revision B
Page
•
Changed high side current limit to 6.2 from 6.0 ..................................................................................................................... 5
•
Changed low side current limit to 4.2 from 4.6....................................................................................................................... 5
•
Changed all the four efficiency graphs D001, D002, D003 and D004 in the Typical Characteristics section ....................... 8
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Original (December 2015) to Revision A
•
2
Page
Changed from Product Preview to Production Data and added all the remaining sections................................................... 1
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
5 Pin Configuration and Functions
DDA Package
8-Pin HSOIC
Top View
SW
1
BOOT
2
VCC
FB
8
PGND
7
VIN
3
6
AGND
4
5
EN/SYNC
Thermal Pad
(9)
Pin Functions
PIN
NAME
NO.
I/O
(1)
DESCRIPTION
SW
1
O
Switching output of the regulator. Internally connected to both power MOSFETs. Connect to
power inductor.
BOOT
2
O
Boot-strap capacitor connection for high-side driver. Connect a high quality 470 nF capacitor
from BOOT to SW.
VCC
3
O
Internal bias supply output for bypassing. Connect bypass capacitor from this pin to AGND.
Do not connect external loading to this pin. Never short this pin to ground during operation.
FB
4
I
Feedback input to regulator, connect the feedback resistor divider tap to this pin.
EN/SYNC
5
I
Enable input to regulator. High = On, Low = Off. Can be connected to VIN. Do not float.
Adjust the input under voltage lockout with two resistors. See the Enable and Adjusting
Under voltage Lockout section. The internal oscillator can be synchronized to an external
clock by coupling a positive pulse into this pin through a small coupling capacitor. See
Enable/Sync for detail.
AGND
6
G
Analog ground pin. Ground reference for internal references and logic. Connect to system
ground.
VIN
7
I
Input supply voltage.
PGND
8
G
Power ground pin, connected internally to the low side power FET. Connect to system
ground, PAD, AGND, ground pins of CIN and COUT. Path to CIN must be as short as possible.
PAD
9
G
Low impedance connection to AGND. Connect to PGND on PCB. Major heat dissipation
path of the die. Must be used for heat sinking to ground plane on PCB.
(1)
I = Input, O = Output, G = Ground.
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
3
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
(1)
Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted)
PARAMETER
Input Voltages
Output Voltages
MIN
MAX
VIN to PGND
-0.3
42
UNIT
EN to AGND
-5.5
VIN + 0.3
FB to AGND
-0.3
4.5
AGND to PGND
-0.3
0.3
SW to PGND
-1
VIN + 0.3
SW to PGND less than 10 ns transients
-5
42
BOOT to SW
-0.3
5.5
V
V
VCC to AGND
-0.3
4.5
TJ
Junction temperature
-40
150
°C
Tstg
Storage temperature
-65
150
°C
(1)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM)
(1)
UNIT
±2500
Charged-device model (CDM) (2)
V
±1000
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
6.3 Recommended Operating Conditions
Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted)
VIN
Input Voltage
(1)
MIN
MAX
4.5
36
EN
-5
36
FB
-0.3
1.2
UNIT
V
Output Voltage
VOUT
1
28
Output Current
IOUT
0
2.5
A
Temperature
Operating junction temperature, TJ
-40
125
°C
(1)
4
V
Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits.
For guaranteed specifications, see Electrical Characteristics.
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
6.4 Thermal Information
THERMAL METRIC
(1) (2)
DDA (8 PINS)
RθJA
Junction-to-ambient thermal resistance
ψJT
Junction-to-top characterization parameter
5.9
ψJB
Junction-to-board characterization parameter
23.4
RθJC(top)
Junction-to-case (top) thermal resistance
45.8
RθJC(bot)
Junction-to-case (bottom) thermal resistance
3.6
RθJB
Junction-to-board thermal resistance
23.4
(1)
(2)
UNIT
42.0
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
Power rating at a specific ambient temperature TA should be determined with a maximum junction temperature (TJ) of 125 °C, which is
illustrated in Recommended Operating Conditions section.
6.5 Electrical Characteristics
Limits apply over the recommended operating junction temperature (TJ) range of -40 °C to +125 °C, unless otherwise stated.
Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most
likely parametric norm at TJ = 25 °C, and are provided for reference purposes only.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
36
V
3.7
3.9
POWER SUPPLY (VIN PIN)
VIN
Operation input voltage
VIN_UVLO
Under voltage lockout thresholds
4.5
Rising threshold
3.4
Falling hysteresis
0.4
ISHDN
Shutdown supply current
VEN = 0 V, VIN = 4.5 V to 36 V, TJ = -40
°C to 125 °C
2.0
IQ
Operating quiescent current (nonswitching)
VIN =12 V, VFB = 1.1 V, TJ = -40 °C to
125 °C, PFM mode
75
4.0
V
μA
μA
ENABLE (EN PIN)
VEN_H
Enable rising threshold Voltage
VEN_HYS
Enable hysteresis voltage
VWAKE
Wake-up threshold
IEN
1.4
1.55
1.7
0.4
V
0.4
VIN = 4.5 V to 36 V, VEN= 2 V
Input leakage current at EN pin
V
V
10
VIN = 4.5 V to 36 V, VEN= 36 V
100
nA
1
μA
VOLTAGE REFERENCE (FB PIN)
VREF
Reference voltage
ILKG_FB
Input leakage current at FB pin
VIN = 4.5 V to 36 V, TJ = 25 °C
0.985
1.0
1.015
VIN = 4.5 V to 36 V, TJ = -40 °C to 125 °C
0.980
1.0
1.020
VFB= 1 V
V
10
nA
4.1
V
INTERNAL LDO (VCC PIN)
VCC
Internal LDO output voltage
VCC_UVLO
VCC under voltage lockout thresholds
Rising threshold
2.8
3.2
3.6
Falling threshold
2.4
2.8
3.2
V
CURRENT LIMIT
IHS_LIMIT
Peak inductor current limit
3.6
4.8
6.2
A
ILS_LIMIT
Valley inductor current limit
2.8
3.5
4.6
A
IL_ZC
Zero cross current limit
IL_NEG
Negative current limit (FPWM Option)
-0.04
-2.7
-2.0
A
-1.3
A
INTEGRATED MOSFETS
RDS_ON_HS
High-side MOSFET ON-resistance
VIN = 12 V, IOUT = 1 A
185
mΩ
RDS_ON_LS
Low-side MOSFET ON-resistance
VIN = 12 V, IOUT = 1 A
105
mΩ
THERMAL SHUTDOWN
TSHDN
Thermal shutdown threshold
THYS
Hysteresis
162
170
178
15
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
°C
°C
5
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
6.6 Timing Requirements
Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
HICCUP MODE
NOC (1)
Number of cycles that LS current limit is
tripped to enter Hiccup mode
64
TOC
Hiccup retry delay time
5
Cycles
ms
SOFT START
TSS
(1)
6
Internal soft-start time
The time of internal reference to increase
from 0 V to 1.0 V
0.55
1.2
1.85
ms
Guaranteed by design.
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
6.7 Switching Characteristics
Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted)
PARAMETER
MIN
TYP
MAX
UNIT
1785
2100
2415
kHz
SW (SW PIN)
fSW
Default switching frequency
TON_MIN
Minimum turn-on time
60
ns
TOFF_MIN (1)
Minimum turn-off time
100
ns
SYNC (EN/SYNC PIN)
fSYNC
SYNC frequency range
200
2200
kHz
VSYNC
Amplitude of SYNC clock AC signal (measured at SYNC pin)
2.8
5.5
V
TSYNC_MIN
Minimum sync clock ON and OFF time
(1)
100
ns
Guaranteed by design.
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
7
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
6.8 Typical Characteristics
Unless otherwise specified the following conditions apply: VIN = 12 V, fSW = 2100 kHz, L = 2.2 µH, COUT = 47 µF, TA = 25 °C.
100
90
90
80
80
70
Efficiency (%)
Efficiency (%)
70
60
50
40
PFM, VIN = 8 V
PFM, VIN = 12 V
PFM, VIN = 24 V
FPWM, VIN = 8 V
FPWM, VIN = 12 V
FPWM, VIN = 24 V
30
20
10
0
0.0001
0.001
0.01
0.1
1
50
40
PFM, VIN = 8 V
PFM, VIN = 12 V
PFM, VIN = 24 V
FPWM, VIN = 8 V
FPWM, VIN = 12 V
FPWM, VIN = 24 V
30
20
10
0
0.0001
10
IOUT (A)
fSW = 2100 kHz
60
fSW = 2100 kHz
VOUT = 5 V
90
90
80
80
70
70
Efficiency (%)
Efficiency (%)
100
60
50
PFM, VIN = 8 V
PFM, VIN = 12 V
PFM, VIN = 24 V
PFM, VIN = 36 V
FPWM, VIN = 8 V
FPWM, VIN = 12 V
FPWM, VIN = 24 V
FPWM, VIN = 36 V
40
30
20
10
0.01
0.1
IOUT (A)
fSW = 1000 kHz
(Sync)
1
10
10
D002
60
50
PFM, VIN = 8 V
PFM, VIN = 12 V
PFM, VIN = 24 V
PFM, VIN = 36 V
FPWM, VIN = 8 V
FPWM, VIN = 12 V
FPWM, VIN = 24 V
FPWM, VIN = 36 V
40
20
10
0
0.0001
50
0.001
0.01
0.1
IOUT (A)
D003
VOUT = 5 V
fSW = 1000 kHz
(Sync)
Figure 3. Efficiency vs. Load Current
1
10
50
D004
VOUT = 3.3 V
Figure 4. Efficiency vs. Load Current
5.01
VIN = 8 V
VIN = 12 V
VIN = 24 V
5.06
VIN = 8 V
VIN = 12 V
VIN = 24 V
5
4.99
VOUT (V)
5.04
VOUT (V)
1
VOUT = 3.3 V
30
5.08
5.02
4.98
5
4.97
4.98
4.96
4.96
4.95
0
0.5
1
1.5
IOUT (A)
PFM Option
VOUT = 5 V
2
2.5
0
0.5
1
1.5
IOUT (A)
D005
FPWM Option
Figure 5. Load Regulation
8
0.1
Figure 2. Efficiency vs. Load Current
Figure 1. Efficiency vs. Load Current
0.001
0.01
IOUT (A)
100
0
0.0001
0.001
D001
2
2.5
D006
VOUT = 5 V
Figure 6. Load Regulation
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
Typical Characteristics (continued)
Unless otherwise specified the following conditions apply: VIN = 12 V, fSW = 2100 kHz, L = 2.2 µH, COUT = 47 µF, TA = 25 °C.
3.6
5.5
5
4.5
VOUT (V)
VOUT (V)
3.3
4
IOUT = 0.5 A
IOUT = 1.0 A
IOUT = 1.5 A
IOUT = 2.0 A
IOUT = 2.5 A
3.5
4.5
5
VIN (V)
5.5
IOUT = 0.5 A
IOUT = 1.0 A
IOUT = 1.5 A
IOUT = 2.0 A
IOUT = 2.5 A
2.7
2.4
3.3
3
4
3
6
3.5
3.7
D007
VOUT = 5 V
4.1
4.3
4.5
D008
VOUT = 3.3 V
Figure 7. Dropout Curve
Figure 8. Dropout Curve
3.67
VIN UVLO Rising Threshold (V)
80
75
IQ (µA)
3.9
VIN (V)
70
65
60
-50
0
50
Temperature (°C)
VIN = 12 V
100
3.66
3.65
3.64
3.63
3.62
3.61
-50
150
0
D008
50
Temperature (°C)
100
150
D009
VFB = 1.1 V
Figure 9. IQ vs. Junction Temperature
Figure 10. VIN UVLO Rising Threshold vs. Junction
Temperature
5.5
0.425
5
Current Limit (A)
VIN UVLO Hysteresis (V)
LS Limit
HS Limit
0.42
0.415
4.5
4
3.5
0.41
-50
0
50
Temperature (°C)
100
150
3
-50
D010
0
50
Temperature (°C)
100
150
D011
VIN = 12 V
Figure 11. VIN UVLO Hysteresis vs. Junction Temperature
Figure 12. HS & LS Current Limit vs. Junction Temperature
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
9
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
7 Detailed Description
7.1 Overview
The LMR23625 SIMPLE SWITCHER® regulator is an easy to use synchronous step-down DC-DC converter
operating from 4.5 V to 36 V supply voltage. It is capable of delivering up to 2.5 A DC load current with good
thermal performance in a small solution size. An extended family is available in multiple current options from 1 A
to 3 A in pin-to-pin compatible packages.
The LMR23625 employs fixed frequency peak current mode control. The device enters PFM mode at light load to
achieve high efficiency. A user selectable FPWM option is provided to achieve low output voltage ripple, tight
output voltage regulation, and constant switching frequency. The device is internally compensated, which
reduces design time, and requires few external components. The LMR23625 is capable of synchronization to an
external clock within the range of 200 kHz to 2.2 MHz.
Additional features such as precision enable and internal soft-start provide a flexible and easy to use solution for
a wide range of applications. Protection features include thermal shutdown, VIN and VCC under-voltage lockout,
cycle-by-cycle current limit, and hiccup mode short-circuit protection.
The family requires very few external components and has a pin-out designed for simple, optimum PCB layout.
10
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
7.2 Functional Block Diagram
EN/SYNC
SYNC Signal
SYNC
Detector
VCC
VCC
Enable
LDO
VIN
Precision
Enable
Internal
SS
BOOT
HS I Sense
EA
REF
Rc
TSD
UVLO
Cc
PWM CONTROL LOGIC
PFM
Detector
OV/UV
Detector
SW
FB
Slope
Comp
Freq
Foldback
Zero
Cross
HICCUP
Detector
SYNC Signal
Oscillator
LS I Sense
FB
PGND
AGND
7.3 Feature Description
7.3.1 Fixed Frequency Peak Current Mode Control
The following operating description of the LMR23625 will refer to the Functional Block Diagram and to the
waveforms in Figure 13. LMR23625 is a step-down synchronous buck regulator with integrated high-side (HS)
and low-side (LS) switches (synchronous rectifier). The LMR23625 supplies a regulated output voltage by turning
on the HS and LS NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin
voltage swings up to approximately VIN, and the inductor current iL increase with linear slope (VIN – VOUT) / L.
When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead
time. Inductor current discharges through the LS switch with a slope of –VOUT / L. The control parameter of a
buck converter is defined as Duty Cycle D = tON / TSW, where tON is the high-side switch ON time and TSW is the
switching period. The regulator control loop maintains a constant output voltage by adjusting the duty cycle D. In
an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely
proportional to the input voltage: D = VOUT / VIN.
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
11
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
Feature Description (continued)
VSW
SW Voltage
D = tON/ TSW
VIN
tON
tOFF
t
0
-VD
Inductor Current
iL
TSW
ILPK
IOUT
'iL
t
0
Figure 13. SW Node and Inductor Current Waveforms in
Continuous Conduction Mode (CCM)
The LMR23625 employs fixed frequency peak current mode control. A voltage feedback loop is used to get
accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak
inductor current is sensed from the high-side switch and compared to the peak current threshold to control the
ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer
external components, makes it easy to design, and provides stable operation with almost any combination of
output capacitors. The regulator operates with fixed switching frequency at normal load condition. At light load
condition, the LMR23625 will operate in PFM mode to maintain high efficiency (PFM option) or in FPWM mode
for low output voltage ripple, tight output voltage regulation, and constant switching frequency (FPWM option).
7.3.2 Adjustable Output Voltage
A precision 1.0 V reference voltage is used to maintain a tightly regulated output voltage over the entire
operating temperature range. The output voltage is set by a resistor divider from output voltage to the FB pin. It
is recommended to use 1% tolerance resistors with a low temperature coefficient for the FB divider. Select the
low-side resistor RFBB for the desired divider current and use Equation 1 to calculate high-side RFBT. RFBT in the
range from 10 kΩ to 100 kΩ is recommended for most applications. A lower RFBT value can be used if static
loading is desired to reduce VOUT offset in PFM operation. Lower RFBT will reduce efficiency at very light load.
Less static current goes through a larger RFBT and might be more desirable when light load efficiency is critical.
But RFBT larger than 1 MΩ is not recommended because it makes the feedback path more susceptible to noise.
Larger RFBT value requires more carefully designed feedback path on the PCB. The tolerance and temperature
variation of the resistor dividers affect the output voltage regulation.
VOUT
RFBT
FB
RFBB
Figure 14. Output Voltage Setting
RFBT
12
VOUT VREF
u RFBB
VREF
(1)
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
Feature Description (continued)
7.3.3 Enable/Sync
The voltage on the EN pin controls the ON or OFF operation of LMR23625. A voltage less than 1 V (typ) will
shut-down the device while a voltage higher than 1.6 V (typ) is required to start the regulator. The EN pin is an
input and can not be left open or floating. The simplest way to enable the operation of the LMR23625 is to
connect the EN to VIN. This allows self-start-up of the LMR23625 when VIN is within the operation range.
Many applications will benefit from the employment of an enable divider RENT and RENB (Figure 15) to establish a
precision system UVLO level for the converter. System UVLO can be used for supplies operating from utility
power as well as battery power. It can be used for sequencing, ensuring reliable operation, or supply protection,
such as a battery discharge level. An external logic signal can also be used to drive EN input for system
sequencing and protection.
VIN
RENT
EN/SYNC
RENB
Figure 15. System UVLO by Enable Divider
The EN pin also can be used to synchronize the internal oscillator to an external clock. The internal oscillator can
be synchronized by AC coupling a positive edge into the EN pin. The AC coupled peak-to-peak voltage at the EN
pin must exceed the SYNC amplitude threshold of 2.8 V (typ) to trip the internal synchronization pulse detector,
and the minimum SYNC clock ON and OFF time must be longer than 100ns (typ). A 3.3 V or a higher amplitude
pulse signal coupled through a 1 nF capacitor CSYNC is a good starting point. Keeping RENT // RENB (RENT parallel
with RENB) in the 100 kΩ range is a good choice. RENT is required for this synchronization circuit, but RENB can be
left unmounted if system UVLO is not needed. LMR23625 switching action can be synchronized to an external
clock from 200 kHz to 2.2 MHz. Figure 17 and Figure 18 show the device synchronized to an external system
clock.
VIN
CSYNC
RENT
EN/SYNC
RENB
Clock
Source
Figure 16. Synchronize to external clock
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
13
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
Feature Description (continued)
Figure 17. Synchronizing in PWM Mode
Figure 18. Synchronizing in PFM Mode
7.3.4 VCC, UVLO
The LMR23625 integrates an internal LDO to generate VCC for control circuitry and MOSFET drivers. The
nominal voltage for VCC is 4.1 V. The VCC pin is the output of an LDO and must be properly bypassed. A high
quality ceramic capacitor with a value of 2.2 µF to 10 µF, 16 V or higher rated voltage should be placed as close
as possible to VCC and grounded to the exposed PAD and ground pins. The VCC output pin should not be
loaded, or shorted to ground during operation. Shorting VCC to ground during operation may cause damage to
the LMR23625.
VCC under voltage lockout (UVLO) prevents the LMR23625 from operating until the VCC voltage exceeds 3.3 V
(typ). The VCC UVLO threshold has 400 mV (typ) of hysteresis to prevent undesired shutdown due to temporary
VIN drops.
7.3.5 Minimum ON-time, Minimum OFF-time and Frequency Foldback at Drop-out Conditions
Minimum ON-time, TON_MIN, is the smallest duration of time that the HS switch can be on. TON_MIN is typically 60
ns in the LMR23625. Minimum OFF-time, TOFF_MIN, is the smallest duration that the HS switch can be off.
TOFF_MIN is typically 100 ns in the LMR23625. In CCM operation, TON_MIN and TOFF_MIN limit the voltage
conversion range given a selected switching frequency.
The minimum duty cycle allowed is:
DMIN = TON_MIN x fSW
(2)
And the maximum duty cycle allowed is:
DMAX = 1 - TOFF_MIN x fSW
(3)
Given fixed TON_MIN and TOFF_MIN, the higher the switching frequency the narrower the range of the allowed duty
cycle. In the LMR23625, a frequency foldback scheme is employed to extend the maximum duty cycle when
TOFF_MIN is reached. The switching frequency will decrease once longer duty cycle is needed under low VIN
conditions. Wide range of frequency foldback allows the LMR23625 output voltage stay in regulation with a much
lower supply voltage VIN. This leads to a lower effective drop-out voltage.
Given an output voltage, the choice of the switching frequency affects the allowed input voltage range, solution
size and efficiency. The maximum operation supply voltage can be found by:
VOUT
VIN _ MAX
fSW u TON _ MIN
(4)
At lower supply voltage, the switching frequency will decrease once TOFF_MIN is tripped. The minimum VIN without
frequency foldback can be approximated by:
VOUT
VIN _ MIN
1 fSW u TOFF _ MIN
(5)
14
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
Feature Description (continued)
Taking considerations of power losses in the system with heavy load operation, VIN_MAX is higher than the result
calculated in Equation 4. With frequency foldback, VIN_MIN is lowered by decreased fSW.
2500
Frequency (kHz)
2000
1500
1000
IOUT = 0.5 A
IOUT = 1.0 A
IOUT = 1.5 A
IOUT = 2.0 A
IOUT = 2.5 A
500
0
4.9
5.3
5.7
6.1
6.5
VIN (V)
6.9
7.3
7.7
D010
Figure 19. Frequency Foldback at Dropout (VOUT = 5 V, fSW = 2100 kHz)
7.3.6 Internal Compensation and CFF
The LMR23625 is internally compensated as shown in Functional Block Diagram. The internal compensation is
designed such that the loop response is stable over the entire operating frequency and output voltage range.
Depending on the output voltage, the compensation loop phase margin can be low with all ceramic capacitors.
An external feed-forward capacitor CFF is recommended to be placed in parallel with the top resistor divider RFBT
for optimum transient performance.
VOUT
RFBT
CFF
FB
RFBB
Figure 20. Feedforward Capacitor for Loop Compensation
The feed-forward capacitor CFF in parallel with RFBT places an additional zero before the cross over frequency of
the control loop to boost phase margin. The zero frequency can be found by
1
fZ _ CFF
2S u CFF u RFBT
(6)
An additional pole is also introduced with CFF at the frequency of
1
fP _ CFF
2S u CFF u RFBT //RFBB
(7)
The zero fZ_CFF adds phase boost at the crossover frequency and improves transient response. The pole fP-CFF
helps maintaining proper gain margin at frequency beyond the crossover. Table 1 lists the combination of COUT,
CFF and RFBT for typical applications, designs with similar COUT but RFBT other than recommended value, please
adjust CFF such that (CFF × RFBT) is unchanged and adjust RFBB such that (RFBT / RFBB) is unchanged.
Designs with different combinations of output capacitors need different CFF. Different types of capacitors have
different Equivalent Series Resistance (ESR). Ceramic capacitors have the smallest ESR and need the most
CFF. Electrolytic capacitors have much larger ESR and the ESR zero frequency
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
15
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
Feature Description (continued)
fZ _ESR
1
2S u COUT u ESR
(8)
would be low enough to boost the phase up around the crossover frequency. Designs using mostly electrolytic
capacitors at the output may not need any CFF.
The CFF creates a time constant with RFBT that couples in the attenuate output voltage ripple to the FB node. If
the CFF value is too large, it can couple too much ripple to the FB and affect VOUT regulation. Therefore, CFF
should be calculated based on output capacitors used in the system. At cold temperatures, the value of CFF
might change based on the tolerance of the chosen component. This may reduce its impedance and ease noise
coupling on the FB node. To avoid this, more capacitance can be added to the output or the value of CFF can be
reduced.
7.3.7 Bootstrap Voltage (BOOT)
The LMR23625 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and
SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the
high-side MOSFET is off and the low-side switch conducts. The recommended value of the BOOT capacitor is
0.47 μF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 16V or higher is
recommended for stable performance over temperature and voltage.
7.3.8 Over Current and Short Circuit Protection
The LMR23625 is protected from over-current conditions by cycle-by-cycle current limit on both the peak and
valley of the inductor current. Hiccup mode will be activated if a fault condition persists to prevent over-heating.
High-side MOSFET over-current protection is implemented by the nature of the Peak Current Mode control. The
HS switch current is sensed when the HS is turned on after a set blanking time. The HS switch current is
compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. Please refer
to Functional Block Diagram for more details. The peak current of HS switch is limited by a clamped maximum
peak current threshold IHS_LIMIT which is constant. So the peak current limit of the high-side switch is not affected
by the slope compensation and remains constant over the full duty cycle range.
The current going through LS MOSFET is also sensed and monitored. When the LS switch turns on, the inductor
current begins to ramp down. The LS switch will not be turned OFF at the end of a switching cycle if its current is
above the LS current limit ILS_LIMIT. The LS switch will be kept ON so that inductor current keeps ramping down,
until the inductor current ramps below the LS current limit ILS_LIMIT. Then the LS switch will be turned OFF and
the HS switch will be turned on after a dead time. This is somewhat different than the more typical peak current
limit, and results in Equation 9 for the maximum load current.
VIN VOUT
V
IOUT _ MAX ILS _ LIMIT
u OUT
2 u fSW u L
VIN
(9)
If the current of the LS switch is higher than the LS current limit for 64 consecutive cycles, hiccup current
protection mode will be activated. In hiccup mode, the regulator will be shut down and kept off for 5 ms typically
before the LMR23625 tries to start again. If over-current or short-circuit fault condition still exist, hiccup will repeat
until the fault condition is removed. Hiccup mode reduces power dissipation under severe over-current
conditions, prevents over-heating and potential damage to the device.
For FPWM option, the inductor current is allowed to go negative. Should this current exceed IL_NEG, the LS switch
is turned off until the next clock cycle. This is used to protect the LS switch from excessive negative current.
7.3.9 Thermal Shutdown
The LMR23625 provides an internal thermal shutdown to protect the device when the junction temperature
exceeds 170 °C (typ). The device is turned off when thermal shutdown activates. Once the die temperature falls
below 155 °C (typ), the device reinitiates the power up sequence controlled by the internal soft-start circuitry.
16
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
7.4 Device Functional Modes
7.4.1 Shutdown Mode
The EN pin provides electrical ON and OFF control for the LMR23625. When VEN is below 1 V (typ), the device
is in shutdown mode. The LMR23625 also employs VIN and VCC under voltage lock out protection. If VIN or VCC
voltage is below their respective UVLO level, the regulator will be turned off.
7.4.2 Active Mode
The LMR23625 is in Active Mode when VEN is above the precision enable threshold, VIN and VCC are above their
respective UVLO level. The simplest way to enable the LMR23625 is to connect the EN pin to VIN pin. This
allows self startup when the input voltage is in the operating range: 4.5 V to 36 V. Please refer to VCC, UVLO
and Enable/Sync for details on setting these operating levels.
In Active Mode, depending on the load current, the LMR23625 will be in one of four modes:
1. Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the
peak-to-peak inductor current ripple (for both PFM and FPWM options).
2. Discontinuous conduction mode (DCM) with fixed switching frequency when load current is lower than half of
the peak-to-peak inductor current ripple in CCM operation (only for PFM option).
3. Pulse frequency modulation mode (PFM) when switching frequency is decreased at very light load (only for
PFM option).
4. Forced pulse width modulation mode (FPWM) with fixed switching frequency even at light load (only for
FPWM option).
7.4.3 CCM Mode
CCM operation is employed in the LMR23625 when the load current is higher than half of the peak-to-peak
inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple will be at a minimum
in this mode and the maximum output current of 2.5 A can be supplied by the LMR23625.
7.4.4 Light Load Operation (PFM Option)
For PFM option, when the load current is lower than half of the peak-to-peak inductor current in CCM, the
LMR23625 will operate in Discontinuous Conduction Mode (DCM), also known as Diode Emulation Mode (DEM).
In DCM, the LS switch is turned off when the inductor current drops to IL_ZC (-40 mA typ). Both switching losses
and conduction losses are reduced in DCM, compared to forced PWM operation at light load.
At even lighter current loads, Pulse Frequency Modulation (PFM) is activated to maintain high efficiency
operation. When either the minimum HS switch ON time (tON_MIN ) or the minimum peak inductor current IPEAK_MIN
(300 mA typ) is reached, the switching frequency will decrease to maintain regulation. In PFM, switching
frequency is decreased by the control loop when load current reduces to maintain output voltage regulation.
Switching loss is further reduced in PFM operation due to less frequent switching actions. The external clock
synchronizing will not be valid when LMR23625 enters into PFM mode.
7.4.5 Light Load Operation (FPWM Option)
For FPWM option, LMR23625 is locked in PWM mode at full load range. This operation is maintained, even at
no-load, by allowing the inductor current to reverse its normal direction. This mode trades off reduced light load
efficiency for low output voltage ripple, tight output voltage regulation, and constant switching frequency. In this
mode, a negative current limit of IL_NEG is imposed to prevent damage to the regulators low side FET. When in
FPWM mode the converter will synchronize to any valid clock signal on the EN/SYNC input.
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
17
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
8 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
8.1 Application Information
The LMR23625 is a step down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower
DC voltage with a maximum output current of 2.5 A. The following design procedure can be used to select
components for the LMR23625. Alternately, the WEBENCH® software may be used to generate complete
designs. When generating a design, the WEBENCH® software utilizes iterative design procedure and accesses
comprehensive databases of components. Please go to ti.com for more details.
8.2 Typical Applications
The LMR23625 only requires a few external components to convert from a wide voltage range supply to a fixed
output voltage. Figure 21 shows a basic schematic.
VIN 12 V
CIN
10 F
CBOOT
0.47 F L
2.2 H
BOOT
VIN
EN/
SYNC
VOUT
5 V/ 2.5 A
SW
PAD
RFBT
88.7 NŸ
CFF
18 pF
VCC
FB
RFBB
22.1 NŸ
CVCC
2.2 F
PGND
COUT
33 F
AGND
Figure 21. Application Circuit
The external components have to fulfill the needs of the application, but also the stability criteria of the device's
control loop. Table 1 can be used to simplify the output filter component selection.
Table 1. L, COUT and CFF Typical Values
fSW (kHz)
VOUT (V)
L (µH)
COUT (µF)
CFF (pF)
RFBT (kΩ)
2100
3.3
2.2
47
33
51
2100
5
2.2
33
18
88.7
1.
2.
3.
4.
Inductance value is calculated based on VIN = 20 V.
All the COUT values are after derating. Add more when using ceramic capacitors.
RFBT = 0 Ω for VOUT = 1 V. RFBB = 22.1 kΩ for all other VOUT setting.
For designs with RFBT other than recommended value, please adjust CFF such that (CFF × RFBT) is
unchanged and adjust RFBB such that (RFBT / RFBB) is unchanged.
5. High ESR COUT will give enough phase boost and CFF not needed.
8.2.1 Design Requirements
Detailed design procedure is described based on a design example. For this design example, use the
parameters listed in Table 2 as the input parameters.
18
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
Table 2. Design Example Parameters
Input Voltage, VIN
12 V typical, range from 8 V to 28 V
Output Voltage, VOUT
5V
Maximum Output Current IO_MAX
2.5 A
Transient Response 0.2 A to 2.5 A
5%
Output Voltage Ripple
50 mV
Input Voltage Ripple
400 mV
Switching Frequency fSW
2100 kHz
8.2.2 Detailed Design Procedure
8.2.2.1 Custom Design With WEBENCH® Tools
Click here to create a custom design using the LMR23625 device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
• Run electrical simulations to see important waveforms and circuit performance
• Run thermal simulations to understand board thermal performance
• Export customized schematic and layout into popular CAD formats
• Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
8.2.2.2
Output Voltage Set-Point
The output voltage of LMR23625 is externally adjustable using a resistor divider network. The divider network is
comprised of top feedback resistor RFBT and bottom feedback resistor RFBB. Equation 10 is used to determine the
output voltage:
VOUT VREF
u RFBB
RFBT
VREF
(10)
Choose the value of RFBB to be 22.1 kΩ. With the desired output voltage set to 5 V and the VREF = 1.0 V, the
RFBB value can then be calculated using Equation 10. The formula yields to a value 88.7 kΩ.
8.2.2.3
Switching Frequency
The default switching frequency of the LMR23625 is 2100 kHz. For other switching frequency, the device must
be synchronized to an external clock, please refer to Enable/Sync for more details.
8.2.2.4
Inductor Selection
The most critical parameters for the inductor are the inductance, saturation current and the rated current. The
inductance is based on the desired peak-to-peak ripple current ΔiL. Since the ripple current increases with the
input voltage, the maximum input voltage is always used to calculate the minimum inductance LMIN. Use
Equation 12 to calculate the minimum value of the output inductor. KIND is a coefficient that represents the
amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of
KIND should be 20% to 40%. During an instantaneous short or over current operation event, the RMS and peak
inductor current can be high. The inductor current rating should be higher than the current limit of the device.
'iL
VOUT u VIN _ MAX
VOUT
VIN _ MAX u L u fSW
(11)
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
19
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
LMIN
VIN _ MAX
VOUT
IOUT u KIND
u
www.ti.com
VOUT
VIN _ MAX u fSW
(12)
In general, it is preferable to choose lower inductance in switching power supplies, because it usually
corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. But too low
of an inductance can generate too large of an inductor current ripple such that over current protection at the full
load could be falsely triggered. It also generates more conduction loss and inductor core loss. Larger inductor
current ripple also implies larger output voltage ripple with same output capacitors. With peak current mode
control, it is not recommended to have too small of an inductor current ripple. A larger peak current ripple
improves the comparator signal to noise ratio.
For this design example, choose KIND = 0.4, the minimum inductor value is calculated to be 1.9 µH. Choose the
nearest standard 2.2 μH ferrite inductor with a capability of 3.5 A RMS current and 6 A saturation current.
8.2.2.5
Output Capacitor Selection
The output capacitor(s), COUT, should be chosen with care since it directly affects the steady state output voltage
ripple, loop stability and the voltage over/undershoot during load current transients.
The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going
through the Equivalent Series Resistance (ESR) of the output capacitors:
'VOUT_ESR 'iL u ESR KIND u IOUT u ESR
(13)
The other is caused by the inductor current ripple charging and discharging the output capacitors:
KIND u IOUT
'iL
'VOUT _ C
8 u fSW u COUT
8 u fSW u COUT
(14)
The two components in the voltage ripple are not in phase, so the actual peak-to-peak ripple is smaller than the
sum of two peaks.
Output capacitance is usually limited by transient performance specifications if the system requires tight voltage
regulation with presence of large current steps and fast slew rate. When a fast large load increase happens,
output capacitors provide the required charge before the inductor current can slew up to the appropriate level.
The regulator’s control loop usually needs four or more clock cycles to respond to the output voltage droop. The
output capacitance must be large enough to supply the current difference for four clock cycles to maintain the
output voltage within the specified range. Equation 15 shows the minimum output capacitance needed for
specified output undershoot. When a sudden large load decrease happens, the output capacitors absorb energy
stored in the inductor. which results in an output voltage overshoot. Equation 16 calculates the minimum
capacitance required to keep the voltage overshoot within a specified range.
4 u IOH IOL
COUT !
fSW u VUS
(15)
COUT !
2
2
IOH
IOL
VOUT u VOS
2
2
VOUT
uL
(16)
where
• KIND = Ripple ratio of the inductor ripple current (ΔiL / IOUT)
• IOL = Low level output current during load transient
• IOH = High level output current during load transient
• VUS = Target output voltage undershoot
• VOS = Target output voltage overshoot
For this design example, the target output ripple is 50 mV. Presuppose ΔVOUT_ESR = ΔVOUT_C = 50 mV, and
chose KIND = 0.4. Equation 13 yields ESR no larger than 50 mΩ and Equation 14 yields COUT no smaller than 1.2
μF. For the target over/undershoot range of this design, VUS = VOS = 5% × VOUT = 250 mV. The COUT can be
calculated to be no smaller than 17.5 μF and 5.3 μF by Equation 15 and Equation 16 respectively. Consider of
derating, one 33 μF, 16 V ceramic capacitor with 5 mΩ ESR is used.
20
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
8.2.2.6
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
Feed-Forward Capacitor
The LMR23625 is internally compensated. Depending on the VOUT and frequency fSW, if the output capacitor
COUT is dominated by low ESR (ceramic types) capacitors, it could result in low phase margin. To improve the
phase boost an external feedforward capacitor CFF can be added in parallel with RFBT. CFF is chosen such that
phase margin is boosted at the crossover frequency without CFF. A simple estimation for the crossover frequency
(fX) without CFF is shown in Equation 17, assuming COUT has very small ESR, and COUT value is after derating.
8.32
fX
VOUT u COUT
(17)
The following equation for CFF was tested:
1
CFF
4S u fX u RFBT
(18)
For designs with higher ESR, CFF is not needed when COUT has very high ESR and CFF calculated from
Equation 18 should be reduced with medium ESR. Table 1 can be used as a quick starting point.
For the application in this design example, a 18 pF, 50 V, COG capacitor is selected.
8.2.2.7
Input Capacitor Selection
The LMR23625 device requires high frequency input decoupling capacitor(s) and a bulk input capacitor,
depending on the application. The typical recommended value for the high frequency decoupling capacitor is 4.7
μF to 10 μF. A high-quality ceramic capacitor type X5R or X7R with sufficiency voltage rating is recommended.
To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is
recommended. Additionally, some bulk capacitance can be required, especially if the LMR23625 circuit is not
located within approximately 5 cm from the input voltage source. This capacitor is used to provide damping to the
voltage spike due to the lead inductance of the cable or the trace. For this design, two 4.7 μF, 50 V, X7R ceramic
capacitors are used. A 0.1 μF for high-frequency filtering and place it as close as possible to the device pins.
8.2.2.8
Bootstrap Capacitor Selection
Every LMR23625 design requires a bootstrap capacitor (CBOOT). The recommended capacitor is 0.47 μF and
rated 16 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap
capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.
8.2.2.9 VCC Capacitor Selection
The VCC pin is the output of an internal LDO for LMR23625. To insure stability of the device, place a minimum
of 2.2 μF, 16 V, X7R capacitor from this pin to ground.
8.2.2.10 Under Voltage Lockout Set-Point
The system undervoltage lockout (UVLO) is adjusted using the external voltage divider network of RENT and
RENB. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down
or brown outs when the input voltage is falling. The following equation can be used to determine the VIN UVLO
level.
R
RENB
VIN _ RISING VENH u ENT
RENB
(19)
The EN rising threshold (VENH) for LMR23625 is set to be 1.55 V (typ). Choose the value of RENB to be 287 kΩ to
minimize input current from the supply. If the desired VIN UVLO level is at 6.0 V, then the value of RENT can be
calculated using the equation below:
§ VIN _ RISING
·
RENT ¨¨
1¸¸ u RENB
© VENH
¹
(20)
The above equation yields a value of 820 kΩ. The resulting falling UVLO threshold, equals 4.4 V, can be
calculated by below equation, where EN hysteresis (VEN_HYS) is 0.4 V (typ).
R
RENB
VIN _ FALLING
VENH VEN _ HYS u ENT
RENB
(21)
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
21
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
8.2.3 Application Curves
Unless otherwise specified the following conditions apply: VIN = 12 V, fSW = 2100 kHz, L = 2.2 µH, COUT = 47 µF, TA = 25 °C.
VOUT = 5 V
IOUT = 2.5 A
fSW = 2100 kHz
VOUT = 5 V
Figure 22. CCM Mode
VOUT = 5 V
IOUT = 0 mA
VOUT = 5 V
fSW = 2100 kHz
VOUT = 5 V
IOUT = 0 mA
fSW = 2100 kHz
Figure 25. FPWM Mode
IOUT = 2 A
VIN = 12 V
Figure 26. Start Up by VIN
22
fSW = 2100 kHz
Figure 23. DCM Mode
Figure 24. PFM Mode
VIN = 12 V
IOUT = 100 mA
VOUT = 5 V
IOUT = 2 A
Figure 27. Start Up by EN
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
Unless otherwise specified the following conditions apply: VIN = 12 V, fSW = 2100 kHz, L = 2.2 µH, COUT = 47 µF, TA = 25 °C.
VIN = 12 V
VOUT = 5 V
IOUT = 0.2 A to 2.5
A, 100 mA / μs
VOUT = 7 V to 36
V, 2 V / μs
Figure 28. Load Transient
VOUT = 5 V
IOUT = 1 A to short
VOUT = 5 V
IOUT = 2.5 A
Figure 29. Line Transient
VOUT = 5 V
Figure 30. Short Protection
IOUT = short to 1 A
Figure 31. Short Recovery
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
23
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
9 Power Supply Recommendations
The LMR23625 is designed to operate from an input voltage supply range between 4.5 V and 36 V. This input
supply should be able to withstand the maximum input current and maintain a stable voltage. The resistance of
the input supply rail should be low enough that an input current transient does not cause a high enough drop at
the LMR23625 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply
is located more than a few inches from the LMR23625, additional bulk capacitance may be required in addition to
the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 47 μF or 100 μF electrolytic
capacitor is a typical choice.
10 Layout
10.1 Layout Guidelines
Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB
with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.
1. The input bypass capacitor CIN must be placed as close as possible to the VIN and PGND pins. Grounding
for both the input and output capacitors should consist of localized top side planes that connect to the PGND
pin and PAD.
2. Place bypass capacitors for VCC close to the VCC pin and ground the bypass capacitor to device ground.
3. Minimize trace length to the FB pin net. Both feedback resistors, RFBT and RFBB should be located close to
the FB pin. Place CFF directly in parallel with RFBT. If VOUT accuracy at the load is important, make sure VOUT
sense is made at the load. Route VOUT sense path away from noisy nodes and preferably through a layer on
the other side of a shielded layer.
4. Use ground plane in one of the middle layers as noise shielding and heat dissipation path.
5. Have a single point ground connection to the plane. The ground connections for the feedback and enable
components should be routed to the ground plane. This prevents any switched or load currents from flowing
in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or
erratic output voltage ripple behavior.
6. Make VIN, VOUT and ground bus connections as wide as possible. This reduces any voltage drops on the
input or output paths of the converter and maximizes efficiency.
7. Provide adequate device heat-sinking. Use an array of heat-sinking vias to connect the exposed pad to the
ground plane on the bottom PCB layer. If the PCB has multiple copper layers, these thermal vias can also be
connected to inner layer heat-spreading ground planes. Ensure enough copper area is used for heat-sinking
to keep the junction temperature below 125 °C.
10.2 Compact Layout for EMI Reduction
Radiated EMI is generated by the high di/dt components in pulsing currents in switching converters. The larger
area covered by the path of a pulsing current, the more EMI is generated. High frequency ceramic bypass
capacitors at the input side provide primary path for the high di/dt components of the pulsing current. Placing
ceramic bypass capacitor(s) as close as possible to the VIN and PGND pins is the key to EMI reduction.
The SW pin connecting to the inductor should be as short as possible, and just wide enough to carry the load
current without excessive heating. Short, thick traces or copper pours (shapes) should be used for high current
conduction path to minimize parasitic resistance. The output capacitors should be placed close to the VOUT end
of the inductor and closely grounded to PGND pin and exposed PAD.
The bypass capacitors on VCC should be placed as close as possible to the pin and closely grounded to PGND
and the exposed PAD.
24
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
10.3 Ground Plane and Thermal Considerations
It is recommended to use one of the middle layers as a solid ground plane. Ground plane provides shielding for
sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. The AGND and
PGND pins should be connected to the ground plane using vias right next to the bypass capacitors. PGND pin is
connected to the source of the internal LS switch. They should be connected directly to the grounds of the input
and output capacitors. The PGND net contains noise at switching frequency and may bounce due to load
variations. PGND trace, as well as VIN and SW traces, should be constrained to one side of the ground plane.
The other side of the ground plane contains much less noise and should be used for sensitive routes.
It is recommended to provide adequate device heat sinking by utilizing the PAD of the IC as the primary thermal
path. Use a minimum 4 by 2 array of 12 mil thermal vias to connect the PAD to the system ground plane heat
sink. The vias should be evenly distributed under the PAD. Use as much copper as possible, for system ground
plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper
thickness for the four layers, starting from the top of, 2 oz / 1 oz / 1 oz / 2 oz. Four layer boards with enough
copper thickness provides low current conduction impedance, proper shielding and lower thermal resistance.
The thermal characteristics of the LMR23625 are specified using the parameter θJA, which characterize the
junction temperature of silicon to the ambient temperature in a specific system. Although the value of θJA is
dependent on many variables, it still can be used to approximate the operating junction temperature of the
device. To obtain an estimate of the device junction temperature, one may use the following relationship:
TJ = PD x θJA + TA
(22)
where
TJ = Junction temperature in °C
PD = VIN x IIN x (1 - Efficiency) - 1.1 x IOUT2 x DCR in Watt
DCR = Inductor DC parasitic resistance in Ω
θJA = Junction to ambient thermal resistance of the device in °C/W
TA = Ambient temperature in °C
The maximum operating junction temperature of the LMR23625 is 125 °C. θJA is highly related to PCB size and
layout, as well as environmental factors such as heat sinking and air flow.
10.4 Feedback Resistors
To reduce noise sensitivity of the output voltage feedback path, it is important to place the resistor divider and
CFF close to the FB pin, rather than close to the load. The FB pin is the input to the error amplifier, so it is a high
impedance node and very sensitive to noise. Placing the resistor divider and CFF closer to the FB pin reduces the
trace length of FB signal and reduces noise coupling. The output node is a low impedance node, so the trace
from VOUT to the resistor divider can be long if short path is not available.
If voltage accuracy at the load is important, make sure voltage sense is made at the load. Doing so will correct
for voltage drops along the traces and provide the best output accuracy. The voltage sense trace from the load to
the feedback resistor divider should be routed away from the SW node path and the inductor to avoid
contaminating the feedback signal with switch noise, while also minimizing the trace length. This is most
important when high value resistors are used to set the output voltage. It is recommended to route the voltage
sense trace and place the resistor divider on a different layer than the inductor and SW node path, such that
there is a ground plane in between the feedback trace and inductor/SW node polygon. This provides further
shielding for the voltage feedback path from EMI noises.
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
25
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
10.5 Layout Example
Output Bypass
Capacitor
Output Inductor
SW
Input Bypass
Capacitor
PGND
BOOT Capacitor
BOOT
VCC
Capacitor
VIN
VCC
AGND
FB
EN/
SYNC
UVLO Adjust Resistor
Output Voltage Set
Resistor
Thermal VIA
VIA (Connect to GND Plane)
Figure 32. Layout
26
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
11 Device and Documentation Support
11.1 Custom Design With WEBENCH® Tools
Click here to create a custom design using the LMR23625 device with the WEBENCH® Power Designer.
1. Start by entering the input voltage (VIN), output voltage (VOUT), and output current (IOUT) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.
The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time
pricing and component availability.
In most cases, these actions are available:
• Run electrical simulations to see important waveforms and circuit performance
• Run thermal simulations to understand board thermal performance
• Export customized schematic and layout into popular CAD formats
• Print PDF reports for the design, and share the design with colleagues
Get more information about WEBENCH tools at www.ti.com/WEBENCH.
11.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
11.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
11.4 Trademarks
PowerPAD, E2E are trademarks of Texas Instruments.
WEBENCH, SIMPLE SWITCHER are registered trademarks of Texas Instruments.
11.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
11.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
27
LMR23625
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
www.ti.com
12 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
28
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
LMR23625
www.ti.com
SNVSAH3B – DECEMBER 2015 – REVISED APRIL 2017
Submit Documentation Feedback
Copyright © 2015–2017, Texas Instruments Incorporated
Product Folder Links: LMR23625
29
PACKAGE OPTION ADDENDUM
www.ti.com
27-May-2017
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
LMR23625CDDA
ACTIVE SO PowerPAD
DDA
8
75
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-2-260C-1 YEAR
-40 to 125
F25C
LMR23625CDDAR
ACTIVE SO PowerPAD
DDA
8
2500
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-2-260C-1 YEAR
-40 to 125
F25C
LMR23625CFDDA
ACTIVE SO PowerPAD
DDA
8
75
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-2-260C-1 YEAR
-40 to 125
F25CF
LMR23625CFDDAR
ACTIVE SO PowerPAD
DDA
8
2500
Green (RoHS
& no Sb/Br)
CU NIPDAUAG
Level-2-260C-1 YEAR
-40 to 125
F25CF
LMR23625CFPDRRR
PREVIEW
SON
DRR
12
3000
Green (RoHS
& no Sb/Br)
CU SN
Level-2-260C-1 YEAR
-40 to 125
3625P
LMR23625CFPDRRT
PREVIEW
SON
DRR
12
250
Green (RoHS
& no Sb/Br)
CU SN
Level-2-260C-1 YEAR
-40 to 125
3625P
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
27-May-2017
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF LMR23625 :
• Automotive: LMR23625-Q1
NOTE: Qualified Version Definitions:
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Apr-2017
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
LMR23625CDDAR
SO
Power
PAD
DDA
8
2500
330.0
12.8
6.4
5.2
2.1
8.0
12.0
Q1
LMR23625CFDDAR
SO
Power
PAD
DDA
8
2500
330.0
12.8
6.4
5.2
2.1
8.0
12.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
5-Apr-2017
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
LMR23625CDDAR
SO PowerPAD
DDA
8
2500
366.0
364.0
50.0
LMR23625CFDDAR
SO PowerPAD
DDA
8
2500
366.0
364.0
50.0
Pack Materials-Page 2
PACKAGE OUTLINE
DRR0012D
WSON - 0.8 mm max height
SCALE 4.000
PLASTIC SMALL OUTLINE - NO LEAD
3.1
2.9
A
B
PIN 1 INDEX AREA
3.1
2.9
(0.08)
(0.05)
SECTION A-A
SECTION A-A
SCALE 30.000
TYPICAL
C
0.8 MAX
SEATING PLANE
0.05
0.00
0.08 C
EXPOSED
THERMAL PAD
(0.2) TYP
1.7 0.1
6
7
A
13
2X
2.5
A
2.5 0.1
1
12
10X 0.5
PIN 1 ID
(OPTIONAL)
12X
12X
0.38
0.28
0.3
0.2
0.1
0.05
C A B
C
4223146/B 05/2017
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
DRR0012D
WSON - 0.8 mm max height
PLASTIC SMALL OUTLINE - NO LEAD
(1.7)
12X (0.53)
SYMM
1
12
12X (0.25)
13
SYMM
10X (0.5)
(2.5)
(1)
(R0.05) TYP
6
7
(0.6)
( 0.2) VIA
TYP
(2.87)
LAND PATTERN EXAMPLE
SCALE:20X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
SOLDER MASK
OPENING
METAL
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
OPENING
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4223146/B 05/2017
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
EXAMPLE STENCIL DESIGN
DRR0012D
WSON - 0.8 mm max height
PLASTIC SMALL OUTLINE - NO LEAD
SYMM
(0.47)
12X (0.53)
1
12
12X (0.25)
METAL
TYP
(0.675)
SYMM
13
10X (0.5)
(1.15)
(R0.05) TYP
6
7
(0.74)
(2.87)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
80.1% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X
4223146/B 05/2017
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s noncompliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated