ASM705, ASM706, ASM707, ASM708, ASM813L Low Power mP Supervisor Circuits Description The ASM705 / 706 / 707 / 708 and ASM813L are cost effective CMOS supervisor circuits that monitor power−supply and battery voltage level, and mP/mC operation. The family offers several functional options. Each device generates a reset signal during power−up, power−down and during brownout conditions. A reset is generated when the supply drops below 4.65 V (ASM705/707/813L) or 4.40 V (ASM706/708). For 3 V power supply applications, refer to the ASM705P/R/S/T data sheet. In addition, the ASM705/706/813L feature a 1.6 second watchdog timer. The ASM707/708 have both active−HIGH and active−LOW reset outputs but no watchdog function. The ASM813L has the same pin−out and functions as the ASM705 but has an active−HIGH reset output. A versatile power−fail circuit has a 1.25 V threshold, useful in low battery detection and for monitoring non−5 V supplies. All devices have a manual reset (MR) input. The watchdog timer output will trigger a reset if connected to MR. All devices are available in 8−pin DIP, SO and MicroSO packages. • Precision Power Supply Monitor • • • • PDIP−8 P SUFFIX CASE 646AA MICRO−8 U SUFFIX CASE 846AA MR 1 VCC RESET RESET ASM707 ASM708 GND MR 4.65 V Threshold (ASM705/707/813L) 4.40 V Threshold (ASM706/708) Debounced Manual Reset Input Voltage Monitor 1.25 V Threshold Battery Monitor / Auxiliary Supply Monitor Watchdog Timer (ASM705/706/813L) 200 ms Reset Pulse Width Active HIGH Reset Output (ASM707/708/813L) MicroSO Package SOIC−8 S SUFFIX CASE 751BD PIN CONFIGURATIONS NC PFI Features • • http://onsemi.com VCC GND PFO 1 WDO ASM705 ASM706 (ASM813L) PFI RESET (RESET) WDI PFO DIP/SO (Top Views) RESET RESET MR VCC 1 ASM707 ASM708 NC PFO PFI GND ASM705 ASM706 (ASM813L) WDI PFO PFI GND Applications • • • • • • • Computers and Embedded Controllers Portable/Battery−operated Systems Intelligent Instruments Wireless Communication Systems PDAs and Hand−held Equipment Automotive Systems Safety Systems RESET (RESET) WDO MR VCC 1 MicroSO (Top Views) ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet. © Semiconductor Components Industries, LLC, 2011 August, 2011 − Rev. 3 1 Publication Order Number: ASM705/D ASM705, ASM706, ASM707, ASM708, ASM813L Figure 1. Typical Operating Circuit Figure 2. Block Diagrams http://onsemi.com 2 ASM705, ASM706, ASM707, ASM708, ASM813L Table 1. PIN DESCRIPTION Pin Number ASM705/706 ASM707/708 ASM813L DIP/ SO MicroSO DIP/ SO MicroSO DIP/ SO MicroSO Name Function 1 3 1 3 1 3 MR Manual reset input. The active LOW input triggers a reset pulse. A 250 mA pull−up current allows the pin to be driven by TTL/CMOS logic or shorted to ground with a switch. 2 4 2 4 2 4 VCC +5 V power supply input. 3 5 3 5 3 5 GND Ground reference for all signals. 4 6 4 6 4 6 PFI Power−fail input voltage monitor. With PFI less than 1.25 V, PFO goes LOW. Connect PFI to Ground or VCC when not in use. 5 7 5 7 5 7 PFO Power−fail output. The output is active LOW and sinks current when PFI is less than 1.25 V. 6 8 − − 6 8 WDI Watchdog input. WDI controls the internal watchdog timer. A HIGH or LOW signal for 1.6 sec at WDI allows the internal timer to run−out, setting WDO LOW. The watchdog function is disabled by floating WDI or by connecting WDI to a high impedance three−state buffer. The internal watchdog timer clears when: RESET is asserted; WDI is three− stated; or WDI sees a rising or falling edge. − − 6 8 − − NC Not Connected. 7 1 7 1 − − RESET Active LOW reset output. Pulses LOW for 200 ms when triggered, and stays LOW whenever VCC is below the reset threshold. RESET remains LOW for 200 ms after VCC rises above the reset threshold or MR goes from LOW to HIGH. A watchdog timeout will not trigger RESET unless WDO is connected to MR. 8 2 − − 8 2 WDO Watchdog output. WDO goes LOW when the 1.6 second internal watchdog timer times−out and does not go HIGH until the watchdog is cleared. In addition, when VCC falls below the reset threshold, WDO goes LOW. Unlike RESET, WDO does not have a minimum pulse width and as soon as VCC exceeds the reset threshold, WDO goes HIGH with no delay. − − 8 2 7 1 RESET http://onsemi.com 3 Active HIGH reset output. The inverse of RESET. The ASM813L only has a RESET output. ASM705, ASM706, ASM707, ASM708, ASM813L Table 2. ABSOLUTE MAXIMUM RATINGS Parameter Min Max Unit −0.3 −0.3 6.0 VCC + 0.3 20 V V mA Output Current: All outputs 20 mA Rate of Rise at VCC 100 V/ms Plastic DIP Power Dissipation (Derate 9 mW/°C above 70°C) 700 mV SO Power Dissipation (Derate 5.9 mW/°C above 70°C) 470 mW MicroSO Power Dissipation (Derate 4.1 mW/°C above 70°C) 330 mW Pin Terminal Voltage with Respect to Ground VCC All other inputs (Note 1) Input Current at VCC and GND Operating Temperature Range ASM705E/706E/707E/708E/813LE ASM705C/706C/707C/708C/813LC −40 0 +85 70 Storage Temperature Range −65 160 °C Lead Temperature (Soldering 10 sec) 300 °C ESD rating HBM MM 2 200 KV V °C Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. The input voltage limits of PFI and MR can be exceeded if the input current is less than 10 mA. http://onsemi.com 4 ASM705, ASM706, ASM707, ASM708, ASM813L Table 3. ELECTRICAL CHARACTERISTICS Unless otherwise noted, specifications are over the operating temperature range and VCC supply voltages are 2.7 V to 5.5 V (ASM706P,ASM708R), 3.0 V to 5.5 V (ASM706/708S), 3.15 V to 5.5 V (ASM706/708T) and 4.1 V to 5.5 V (ASM706/708J). Parameter Symbol Test Conditions Min Operating Voltage Range VCC ASM705/6/7/8C ASM813L ASM705/6/7/8E, ASM813E Supply Current RESET Threshold ICC VRT Max Unit 1.2 5.5 V 1.1 5.5 1.2 5.5 ASM705/706C/813LC 75 140 ASM705E/706E/813LE 75 140 ASM707C/708C 50 140 ASM707E/708E 50 140 ASM705/707/813L (Note 2) 4.50 4.65 4.75 ASM706/708 (Note 2) 4.25 4.40 4.50 RESET Threshold Hysteresis (Note 2) RESET Pulse Width tRS MR Pulse Width tMR MR to RESET Out Delay tMD MR Input Threshold VIH Typ (Note 2) 40 140 200 V mV 280 0.15 ms ms (Note 2) 0.25 2.0 ms V VIL 0.8 MR Pullup current RESET Output Voltage RESET Output Voltage mA MR = 0 V 100 ISOURCE = 800 mA VCC − 1.5 250 600 V ISINK = 3.2 mA 0.4 ASM705/6/7/8, VCC = 1.2 V, ISINK = 100 mA 0.3 ASM707/8/813L, ISOURCE = 800 mA VCC − 1.5 V ASM707/8, ISINK = 1.2 mA 0.4 ASM813L, ISINK = 3.2 mA 0.4 ASM813L, VCC = 1.2 V, ISOURCE = 4 mA 0.9 ASM705/6/813L 1.00 mA Watchdog Timeout Period tWD 1.60 WDI Pulse Width tWP VIL = 0.4 V, VIH = 0.8 VCC 50 ns WDI Input Threshold VIH ASM705/706/813L, VCC = 5 V 3.5 V VIL WDI Input Current WDO Output Voltage S 0.8 ASM705/6/813L, WDI = VCC 50 ASM705/6/813L, WDI = 0 V −150 VOH ASM705/6/813L, ISOURCE = 800 mA VCC − 1.5 VOL ASM705/6/813L, ISINK = 1.2 mA PFI Input Threshold VCC = 5 V PFI Input Current PFO Output Voltage 2.25 VOH ISOURCE = 800 mA VOL ISINK = 3.2 mA 2. RESET (ASM705/6/7/8), RESET(ASM707/8, ASM813L) http://onsemi.com 5 150 mA −50 V 0.4 1.2 1.25 1.3 V −25 0.01 25 nA VCC − 1.5 V 0.4 ASM705, ASM706, ASM707, ASM708, ASM813L Detailed Description Manual Reset (MR) A proper reset input enables a microprocessor / microcontroller to start in a known state. ASM70X and ASM813L assert reset to prevent code execution errors during power−up, power−down and brown−out conditions. The active−LOW manual reset input is pulled high by a 250 mA pull−up current and can be driven low by CMOS/TTL logic or a mechanical switch to ground. An external debounce circuit is unnecessary since the 140 ms minimum reset time will debounce mechanical pushbutton switches. By connecting the watchdog output (WDO) and MR, a watchdog timeout forces RESET to be generated. The ASM813L should be used when an active−HIGH RESET is required. RESET/RESET Timing The RESET/RESET signals are designed to start a mP/mC in a known state or return the system to a known state. The ASM707/708 have two reset outputs, one active−HIGH RESET and one active−LOW RESET output. The ASM813L has only an active−HIGH output. RESET is simply the complement of RESET. RESET is guaranteed to be LOW with VCC above 1.2 V. During a power−up sequence, RESET remains low until the supply rises above the threshold level, either 4.65 V or 4.40 V. RESET goes high approximately 200 ms after crossing the threshold. During power−down, RESET goes LOW as VCC falls below the threshold level and is guaranteed to be under 0.4 V with VCC above 1.2 V. In a brownout situation where VCC falls below the threshold level, RESET pulses low. If a brown−out occurs during an already initiated reset, the pulse will continue for a minimum of 140 ms. Watchdog Timer The watchdog timer available on the ASM705/706/813L monitors mP/mC activity. An output line on the processor is used to toggle the WDI line. If this line is not toggled within 1.6 seconds, the internal timer puts the watchdog output, WDO, into a LOW state. WDO will remain LOW until a toggle is detected at WDI. If WDI is floated or connected to a three−stated circuit, the watchdog function is disabled, meaning, it is cleared and not counting. The watchdog timer is also disabled if RESET is asserted. When RESET becomes inactive and the WDI input sees a high or low transition as short as 50 ns, the watchdog timer will begin a 1.6 second countdown. Additional transitions at WDI will reset the watchdog timer and initiate a new countdown sequence. WDO will also become LOW and remain so, whenever the supply voltage, VCC, falls below the device threshold level. WDO goes HIGH as soon as VCC transitions above the threshold. There is no minimum pulse width for WDO as there is for the RESET outputs. If WDI is floated, WDO essentially acts as a low−power output indicator. Power Failure Detection with Auxiliary Comparator All devices have an auxiliary comparator with 1.25 V trip point and uncommitted output (PFO) and noninverting input (PFI). This comparator can be used as a supply voltage monitor with an external resistor voltage divider. The attenuated voltage at PFI should be set just below the 1.25 threshold. As the supply level falls, PFI is reduced causing the PFO output to transit LOW. Normally PFO interrupts the processor so the system can be shut down in a controlled manner. Figure 4. Watchdog Timing Figure 3. WDI Three−state Operation http://onsemi.com 6 ASM705, ASM706, ASM707, ASM708, ASM813L Application Information Ensuring That RESET is Valid Down to VCC = 0 V When VCC falls below 1.1 V, the ASM705−708 RESET output no longer pulls down; it becomes indeterminate. To avoid the possibility that stray charges build up and force RESET to the wrong state, a pull−down resistor should be connected to the RESET pin, thus draining such charges to ground and holding RESET low. The resistor value is not critical. A 100 kW resistor will pull RESET to ground without loading it. Bi−directional Reset Pin Interfacing The ASM705/6/7/8 can interface with mP/mC bi−directional reset pins by connecting a 4.7 kW resistor in series with the RESET output and the mP/mC bi−directional RESET pin. Figure 6. Monitoring +5 V and an Additional Supply VIN Monitoring a Negative Voltage The Power−Fail circuitry can also monitor a negative supply rail. When the negative rail is OK, PFO will be LOW, and when the negative rail is failing (not negative enough), PFO goes HIGH (the opposite of when positive voltages are monitored). To trigger a reset, these outputs need to be inverted: adding the resistors and transistor as shown achieves this. The RESET output will then have the same sense as for positive voltages: good = HIGH, bad = LOW. It should be noted that this circuit’s accuracy depends on the VCC line, the PFI threshold tolerance, and the resistors. Figure 5. Bi−directional Reset Pin Interfacing Monitoring Voltages Other Than VCC The ASM705−708 can monitor voltages other than VCC using the Power Fail circuitry. If a resistive divider is connected from the voltage to be monitored to the Power Fail input (PFI), the PFO will go LOW if the voltage at PFI goes below 1.25 V reference. Should hysteresis be desired, connect a resistor (equal to approximately 10 times the sum of the two resistors in the divider) between the PFI and PFO pins. A capacitor between PFI and GND will reduce circuit sensitivity to input high−frequency noise. If it is desired to assert a RESET for voltages other than VCC then the PFO output is to be connected to the MR. Figure 7. Monitoring a Negative Voltage http://onsemi.com 7 ASM705, ASM706, ASM707, ASM708, ASM813L PACKAGE DIMENSIONS Micro8t/TSSOP8 3x3 CASE 846AA−01 ISSUE O D HE PIN 1 ID NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. 846A-01 OBSOLETE, NEW STANDARD 846A-02. E e b 8 PL 0.08 (0.003) T B M S A DIM A A1 b c D E e L HE S SEATING −T− PLANE 0.038 (0.0015) A A1 MILLIMETERS NOM MAX −− 1.10 0.08 0.15 0.33 0.40 0.18 0.23 3.00 3.10 3.00 3.10 0.65 BSC 0.40 0.55 0.70 4.75 4.90 5.05 MIN −− 0.05 0.25 0.13 2.90 2.90 L c SOLDERING FOOTPRINT* 8X 1.04 0.041 0.38 0.015 3.20 0.126 6X 8X 4.24 0.167 0.65 0.0256 5.28 0.208 SCALE 8:1 mm Ǔ ǒinches *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. http://onsemi.com 8 INCHES NOM −− 0.003 0.013 0.007 0.118 0.118 0.026 BSC 0.016 0.021 0.187 0.193 MIN −− 0.002 0.010 0.005 0.114 0.114 MAX 0.043 0.006 0.016 0.009 0.122 0.122 0.028 0.199 ASM705, ASM706, ASM707, ASM708, ASM813L PACKAGE DIMENSIONS PDIP−8, 300 mils CASE 646AA−01 ISSUE A SYMBOL MIN NOM A E1 5.33 A1 0.38 A2 2.92 3.30 4.95 b 0.36 0.46 0.56 b2 1.14 1.52 1.78 c 0.20 0.25 0.36 D 9.02 9.27 10.16 E 7.62 7.87 8.25 E1 6.10 6.35 7.11 e PIN # 1 IDENTIFICATION MAX 2.54 BSC eB 7.87 L 2.92 10.92 3.30 3.80 D TOP VIEW E A2 A A1 c b2 L e eB b SIDE VIEW END VIEW Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC MS-001. http://onsemi.com 9 ASM705, ASM706, ASM707, ASM708, ASM813L PACKAGE DIMENSIONS SOIC 8, 150 mils CASE 751BD−01 ISSUE O SYMBOL E1 E MIN MAX A 1.35 1.75 A1 0.10 0.25 b 0.33 0.51 c 0.19 0.25 D 4.80 5.00 E 5.80 6.20 E1 3.80 4.00 1.27 BSC e PIN # 1 IDENTIFICATION NOM h 0.25 0.50 L 0.40 1.27 θ 0º 8º TOP VIEW D h A1 θ A c e b L END VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-012. http://onsemi.com 10 ASM705, ASM706, ASM707, ASM708, ASM813L Table 4. ORDERING INFORMATION − Tin − Lead Devices Part Number (Note 3) Reset Threshold (V) Temperature (5C) Pins−Package Package Marking ASM705 Active LOW Reset, Watchdog Output And Manual RESET ASM705CPA 4.65 0°C to +70°C 8−Plastic DIP ASM705CPA ASM705CSA 4.65 0°C to +70°C 8−SO ASM705CSA ASM705CUA 4.65 0°C to +70°C 8−MicroSO ASM705CUA ASM705EPA 4.65 −40°C to +85°C 8−Plastic DIP ASM705EPA ASM705ESA 4.65 −40°C to +85°C 8−SO ASM705ESA ASM705EUA 4.65 −40°C to +85°C 8−MicroSO ASM705EUA 8−Plastic DIP ASM706CPA ASM706 Active LOW Reset, Watchdog Output And Manual RESET ASM706CPA 4.40 0°C to +70°C ASM706CSA 4.40 0°C to +70°C 8−SO ASM706CSA ASM706CUA 4.40 0°C to +70°C 8−MicroSO ASM706CUA ASM706EPA 4.40 −40°C to +85°C 8−Plastic DIP ASM706EPA ASM706ESA 4.40 −40°C to +85°C 8−SO ASM706ESA 8−Plastic DIP ASM707CPA ASM707 Active LOW & HIGH Reset with Manual RESET ASM707CPA 4.65 0°C to +70°C ASM707CSA 4.65 0°C to +70°C 8−SO ASM707CSA ASM707CUA 4.65 0°C to +70°C 8−MicroSO ASM707CUA ASM707EPA 4.65 −40°C to +85°C 8−Plastic DIP ASM707EPA ASM707ESA 4.65 −40°C to +85°C 8−SO ASM707ESA ASM708Active LOW & HIGH Reset with Manual RESET ASM708CPA 4.40 0°C to +70°C 8−Plastic DIP ASM708CPA ASM708CSA 4.40 0°C to +70°C 8−SO ASM708CSA ASM708CUA 4.40 0°C to +70°C 8−MicroSO ASM708CUA ASM708EPA 4.40 −40°C to +85°C 8−Plastic DIP ASM708EPA ASM708ESA 4.40 −40°C to +85°C 8−SO ASM708ESA ASM813L Active HIGH Reset, Watchdog Output And Manual RESET ASM813LCPA 4.65 0°C to +70°C 8−Plastic DIP ASM813LCPA ASM813LCSA 4.65 0°C to +70°C 8−SO ASM813LCSA ASM813LCUA 4.65 0°C to +70°C 8−MicroSO ASM813LCUA ASM813LEPA 4.65 −40°C to +85°C 8−Plastic DIP ASM813LEPA ASM813LESA 4.65 −40°C to +85°C 8−SO ASM813LESA 3. For parts to be packed in Tape and Reel, add “−T” at the end of the part number. http://onsemi.com 11 ASM705, ASM706, ASM707, ASM708, ASM813L Table 5. ORDERING INFORMATION − Lead Free Devices Part Number (Note 4) Reset Threshold (V) Temperature (5C) Pins−Package Package Marking ASM705 Active LOW Reset, Watchdog Output And Manual RESET ASM705CPAF 4.65 0°C to +70°C 8−Plastic DIP ASM705CPAF ASM705CSAF 4.65 0°C to +70°C 8−SO ASM705CSAF ASM705CUAF 4.65 0°C to +70°C 8−MicroSO ASM705CUAF ASM705EPAF 4.65 −40°C to +85°C 8−Plastic DIP ASM705EPAF ASM705ESAF 4.65 −40°C to +85°C 8−SO ASM705ESAF ASM705EUAF 4.65 −40°C to +85°C 8−MicroSO ASM705EUAF 8−Plastic DIP ASM706CPAF ASM706 Active LOW Reset, Watchdog Output And Manual RESET ASM706CPAF 4.40 0°C to +70°C ASM706CSAF 4.40 0°C to +70°C 8−SO ASM706CSAF ASM706CUAF 4.40 0°C to +70°C 8−MicroSO ASM706CUAF ASM706EPAF 4.40 −40°C to +85°C 8−Plastic DIP ASM706EPAF ASM706ESAF 4.40 −40°C to +85°C 8−SO ASM706ESAF 8−Plastic DIP ASM707CPAF ASM707 Active LOW & HIGH Reset with Manual RESET ASM707CPAF 4.65 0°C to +70°C ASM707CSAF 4.65 0°C to +70°C 8−SO ASM707CSAF ASM707CUAF 4.65 0°C to +70°C 8−MicroSO ASM707CUAF ASM707EPAF 4.65 −40°C to +85°C 8−Plastic DIP ASM707EPAF ASM707ESAF 4.65 −40°C to +85°C 8−SO ASM707ESAF ASM708Active LOW & HIGH Reset with Manual RESET ASM708CPAF 4.40 0°C to +70°C 8−Plastic DIP ASM708CPAF ASM708CSAF 4.40 0°C to +70°C 8−SO ASM708CSAF ASM708CUAF 4.40 0°C to +70°C 8−MicroSO ASM708CUAF ASM708EPAF 4.40 −40°C to +85°C 8−Plastic DIP ASM708EPAF ASM708ESAF 4.40 −40°C to +85°C 8−SO ASM708ESAF ASM813L Active HIGH Reset, Watchdog Output And Manual RESET ASM813LCPAF 4.65 0°C to +70°C 8−Plastic DIP ASM813LCPAF ASM813LCSAF 4.65 0°C to +70°C 8−SO ASM813LCSAF ASM813LCUAF 4.65 0°C to +70°C 8−MicroSO ASM813LCUAF ASM813LEPAF 4.65 −40°C to +85°C 8−Plastic DIP ASM813LEPAF ASM813LESAF 4.65 −40°C to +85°C 8−SO ASM813LESAF 4. For parts to be packed in Tape and Reel, add “−T” at the end of the part number. http://onsemi.com 12 ASM705, ASM706, ASM707, ASM708, ASM813L Table 6. FEATURE SUMMARY ASM705 ASM706 ASM707 ASM708 ASM813L Power fail detector ♦ ♦ ♦ ♦ ♦ Brownout detection ♦ ♦ ♦ ♦ ♦ Manual RESET input ♦ ♦ ♦ ♦ ♦ Power−up/down RESET ♦ ♦ ♦ ♦ ♦ Watchdog Timer ♦ ♦ Active HIGH RESET output Active LOW RESET output RESET Threshold (V) ♦ ♦ ♦ ♦ ♦ ♦ ♦ 4.65 4.40 4.65 4.40 ♦ 4.65 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 http://onsemi.com 13 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative ASM705/D