QS53806/A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER INDUSTRIAL TEMPERATURE RANGE GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER QS53806/A FEATURES DESCRIPTION − − − − − − − The QS53806 clock driver/buffer circuit can be used for clock buffering schemes where low skew is a key parameter. The QS53806 offers two banks of five inverting outputs. Designed in IDT's proprietary CMOS process, these devices provide low propagation delay buffering with onchip skew of 0.6ns for same-transition, same-bank signals. − − JEDEC compatible LVTTL inputs and outputs 10 low skew clock outputs (inverting) Monitor output Clock inputs are 5V tolerant Pinout and function compatible with QS5806 Input hysteresis for better noise margin Guaranteed low skew • 0.6ns output skew (same bank) • 0.8ns output skew (different banks) • 1.5ns part-to-part skew Std. and A speed grades Available in QSOP and SOIC packages FUNCTIONAL BLOCK DIAGRAM OE A 5 IN A OA 5 - OA 1 MO N 5 IN B OB 5 - OB 1 OE B INDUSTRIAL TEMPERATURE RANGE JULY 2000 1 c 1999 Integrated Device Technology, Inc. DSC-5828/- QS53806/A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER INDUSTRIAL TEMPERATURE RANGE ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION Symbol VTERM(2) (1) Description Supply Voltage to Ground Max. – 0.5 to +7 Unit V DC Output Voltage VOUT – 0.5 to Vcc+0.5 V – 0.5 to +7 V V C CA 1 20 V C CB OA 1 2 19 OB1 VTERM(3) DC Input Voltage VIN OA 2 3 18 OB2 VAC AC Input Voltage (pulse width ≤20ns) -3 V OB3 IOUT DC Output Current VIN < 0 -20 mA DC Output Current Max. Sink Current/Pin 120 mA OA 3 4 17 GND A 5 OA 4 6 SO 20-2 16 SO 20-8 15 OA 5 7 14 G ND B OB4 OB5 GNDQ 8 13 MON OE A 9 12 OEB IN A 10 11 IN B TSTG Storage Temperature – 65 to +150 °C TJ Junction Temperature 150 °C NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. Vcc Terminals. 3. All terminals except Vcc. QSOP/ SOIC TOP VIEW CAPACITANCE (TA = +25OC, f = 1.0MHz, VIN = 0V, VOUT = 0V) QSOP SOIC Pins CIN Typ. 4 Max. (1) 6 Typ. 4 Max. (1) 6 Unit pF COUT 8 10 8 10 pF NOTE: 1. This parameter is guaranteed but not production tested. PIN DESCRIPTION Pin Names OEA, OEB 2 I/O I Description Output Enable Inputs INA, INB I Clock Inputs OAn, OBn O Clock Outputs MON O Monitor Outputs (non-disable) QS53806/A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER INDUSTRIAL TEMPERATURE RANGE DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40°C to +85°C, VCC = 3.3V ± 0.3V Symbol VIH Parameter Input HIGH Voltage Test Conditions Guaranteed Logic HIGH for Inputs Min. 2 Typ.(1) — Max. 5.5 Unit V VIL Input LOW Voltage Guaranteed Logic LOW for Inputs –0.5 — 0.8 V VIC Clamp Diode Voltage (3) Vcc = Min., IIN = -18mA VOH Output HIGH Voltage Vcc = Min., IOH = -100µA VOL Output LOW Voltage — –0.7 –1.2 V Vcc – 0.2 — — V Vcc = Min., IOH = -8mA 2.4 — — V Vcc = Min., IOL = 100µA — — 0.2 V Vcc = Min., IOL = 16mA — — 0.4 V Vcc = Min., IOL = 24mA — — 0.5 V Vcc = Max., VIN = Vcc or GND — — ±1 µA IIN Input Leakage Current IOZ Output Leakage Current Vcc = Max., VOUT = Vcc or GND — — ±1 µA IOFF Input Power Off Leakage Vcc = 0V, VIN = Vcc or GND — — ±1 µA IODH Output HIGH Current (2) Vcc = 3.3V, VIN = VIH or VIL, VO = 1.5V –30 –100 –200 mA IODL Output LOW Current (2) Vcc = 3.3V, VIN = VIH or VIL, VO = 1.5V 30 100 200 mA IOS Short Circuit Current – 60 — — mA (2,3) Vcc = Max., VOUT = GND NOTES: 1. Typical values are at VCC = 3.3V, TA = 25°C. 2. Not more than one output should be used to test this high power condition. Duration is less than one second. 3. Guaranteed by design but not tested. POWER SUPPLY CHARACTERISTICS Parameter Quiescent Power Supply Current Test Conditions (1) VCC = Max., VIN = GND or Vcc ∆ICC Supply Current per Input HIGH ICCD Dynamic Power Supply Current per Output (2) IC Total Power Supply Current Examples (2,4) Symbol ICC Typ. (3) 0.01 Max. 100 Unit µA VCC = Max., VIN = 3V 0.1 30 µA VCC = Max., OEA = OEB = GND Outputs Toggling at 50% duty cycle VCC = Max., VIN = GND or Vcc OEA = OEB = GND 50% duty cycle, fI = 10MHz VIN = GND or 3V five outputs toggling VCC = Max., VIN = GND or Vcc OEA = OEB = GND 50% duty cycle, fI = 2.5MHz VIN = GND or 3V All outputs toggling 65 100 µA/MHz 3.5 5.2 mA 3.5 5.2 mA 1.8 2.9 mA 1.8 2.9 mA NOTES: 1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics. 2. Guaranteed by design but not tested. CL = 0pF. 3. Typical values are for reference only. Conditions are VCC = 3.3V, TA = 25°C. 4. IC = ICC + (∆ICC)(DH)(NT) + ICCD (fO)(NO) where: DH = Input Duty Cycle NT = Number of TTL HIGH inputs at DH (one or two) fO = Output Frequency NO = Number of outputs at fO (five or ten) 3 QS53806/A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER INDUSTRIAL TEMPERATURE RANGE SKEW CHARACTERISTICS OVER OPERATING RANGE TA = -40°C to +85°C, VCC = 3.3V ± 0.3V CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted. QS53806 Parameter (1) Symbol QS53806A Min. Max. Min. Max. Unit tSK(01) Skew between all outputs, same transition, same bank — 0.6 — 0.6 ns tSK(02) Skew between two outputs, same transition, different banks — 0.8 — 0.8 ns tSK(P) Pulse Skew; skew between opposite transitions of the same output (tPHL - tPLH) — 1.5 — 1.5 ns tSK(T) Part-to-part skew (2) — 1.5 — 1.5 ns NOTES: 1. This parameter is guaranteed but not production tested. Skew parameters apply to propagation delays only. 2. tSK(T) only applies to devices of the same transition, part type, temperature, power supply voltage, loading package, and speed grade. SWITCHING CHARACTERISTICS OVER OPERATING RANGE TA = -40°C to +85°C, VCC = 3.3V ± 0.3V CLOAD = 50pF, RLOAD = 500Ω unless otherwise noted. QS53806 Symbol tPLH tPHL tR tF tPZL tPZH tPLZ tPHZ Parameter (1) Propagation Delay (2) Output Rise Time, 0.8V to 2V (3) Output Fall Time, 2V to 0.8V (3) Output Enable Time Output Disable Time QS53806A Min. Max. Min. Max. Unit 1.5 6.5 1.5 5.8 ns — 2 — 2 ns — 2 — 2 ns 1.5 8 1.5 8 ns 1.5 7 1.5 7 ns NOTES: 1. Minimums guaranteed but not production tested. 2. The propagation delay other range indicated by Min. and Max. specifications results from process and environmental variables. These propagation delays do not imply limit skew. 3. This parameter is guaranteed but not production tested. 4 QS53806/A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER INDUSTRIAL TEMPERATURE RANGE TEST CIRCUITS AND WAVEFORMS Parameter Tested Switch Position tPLZ , tPZL Closed All Others Open 500Ω V CC 6.0 V V IN V OUT Pulse Generator DUT 50Ω 50pF 500Ω Pulse generator for all pulses: f ≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns 3V 3V 1.5V INPUT 0V tPLH 1.5V INPUT tPHL 0V V OH 2.0V 1.5V 0.8V V OL OUPUT tR tPHL tPLH V OH OUPUT 1.5V V OL tF tSK(p) = t PHL - tPLH PROPAGATION DELAY PULSE SKEW — tSK(P) 3V 3V 1.5V INPUT tPHL1 tPLH1 1.5V INPUT 0V 0V tPHLA tPLHA V OH V OH 1.5V OUPUT 1 OUPUT A 1.5V V OL tSK(01) tSK(01) V OL OUPUT 2 tSK(02) tSK(02) V OH OUPUT B 1.5V 1.5V V OL V OL tPLH2 tPLHB tPHL2 tSK(01) = t PLH2 - tPLH1 or tPHL2 - t PHL1 tPHLB tSK(02) = tPLHB - tPLHA or tPHLB - tPHLA OUTPUT SKEW (SAME BANK) — tSK(O1) ENABLE OUPUT SKEW (DIFFERENT BANKS) — tSK(O2) DISABLE 3V 3V CONTROL INPUT 1.5V 0V tPHL1 tPLH1 tPLZ V OH 3V SWITCH CLOSED PART 1 O UTPUT 1.5V V OL tPHZ tSK(t) 0.3V V OH SWITCH OPEN 1.5V 0.3V V OL tPZH OUTPUT NORMALLY HIG H 1.5V INPUT 0V tPZL OUTPUT NORM ALLY LOW V OH 1.5V tSK(t) PART 2 O UTPUT V OH 1.5V V OL 0V tPLH2 tPHL2 tSK(t) = t PLH2 - tPLH1 or tPHL2 - tPHL1 PART-TO-PART SKEW — tSK(T) ENABLE AND DISABLE TIMES 5 QS53806/A GUARANTEED LOW SKEW 3.3V CMOS CLOCK DRIVER/BUFFER INDUSTRIAL TEMPERATURE RANGE ORDERING INFORMATION QS XXXX XX Device Type Package Q SO Quarter Size Sm all Outline Pacakge (SO20-8) Sm all Outline IC (SO20-2) 53806 53806A Guaranteed Low Skew 3.3V CMOS Clock Driver/Buffer CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com* *To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2. The IDT logo, QuickSwitch, and SynchroSwitch are registered trademarks of Integrated Device Technology, Inc. 6