DS2431
1024-Bit 1-Wire EEPROM
www.maxim-ic.com
GENERAL DESCRIPTION
FEATURES
®
The DS2431 is a 1024-bit, 1-Wire EEPROM chip
organized as four memory pages of 256 bits each.
Data is written to an 8-byte scratchpad, verified, and
then copied to the EEPROM memory. As a special
feature, the four memory pages can individually be
write protected or put in EPROM-emulation mode,
where bits can only be changed from a 1 to a 0 state.
The DS2431 communicates over the singleconductor 1-Wire bus. The communication follows
the standard Dallas Semiconductor 1-Wire protocol.
Each device has its own unalterable and unique 64bit ROM registration number that is factory lasered
into the chip. The registration number is used to
address the device in a multidrop 1-Wire net
environment.
1024 Bits of EEPROM Memory Partitioned into
Four Pages of 256 Bits
Individual Memory Pages can be Permanently
Write Protected or Put in EPROM-Emulation
Mode ("Write to 0")
Switchpoint Hysteresis and Filtering to Optimize
Performance in the Presence of Noise
IEC 1000-4-2 Level 4 ESD Protection (8kV
Contact, 15kV Air, typical)
Reads and Writes Over a Wide Voltage Range of
2.8V to 5.25V from -40°C to +85°C
Communicates to Host with a Single Digital
Signal at 15.4kbps or 125kbps Using 1-Wire
Protocol
Also Available as Automotive Version Meeting
AEC-Q100 Grade 1 Qualification Requirements
(DS2431-A1)
APPLICATIONS
Accessory/PC Board Identification
Medical Sensor Calibration Data Storage
Analog Sensor Calibration Including IEEEP1451.4 Smart Sensors
Ink and Toner Print Cartridge Identification
After-Market Management of Consumables
TYPICAL OPERATING CIRCUIT
VCC
RPUP
µC
PIN CONFIGURATION
TO-92
I/O
1
6
2
5
3
4
GND
TSOC, Top View
TSOC, TO-92 pinout:
Pin 1 ------------GND
Pin 2 ------------IO
All other pins -NC
A1 Mark
A
1
2
3
B
C
1
2
DS2431
3
DS2431
rrd###xx
A3 = IO
C3 = GND
All other bumps: NC
rrd = Revision/Date
###xx = Lot Number
1 2 3
µCSP*, Top View with Laser
Mark, Contacts Not Visible.
See 56-G7007-001 for package outline.
* Refer to package reliability report for important
guidelines on qualified usage conditions.
Ordering information and pin configuration are
continued on page 24.
ORDERING INFORMATION
PART
DS2431+
TEMP RANGE
-40°C to +85°C
DS2431+T&R
-40°C to +85°C
DS2431P+
-40°C to +85°C
DS2431P+T&R
-40°C to +85°C
PIN-PACKAGE
TO-92
TO-92, tape-andreel
TSOC
TSOC, tape-andreel
Commands, Registers, and Modes are capitalized for
clarity.
1-Wire is a registered trademark of Dallas Semiconductor Corp.
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.
1 of 24
REV: 102207
DS2431: 1024-Bit, 1-Wire EEPROM
ABSOLUTE MAXIMUM RATINGS
I/O Voltage to GND
I/O Sink Current
Operating Temperature Range
Junction Temperature
Storage Temperature Range
Soldering Temperature
-0.5V, +6V
20mA
-40°C to +85°C
+150°C
-55°C to +125°C
See IPC/JEDEC J-STD-020A
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is
not implied. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(TA = -40°C to +85°C; see Note 1.)
PARAMETER
I/O PIN GENERAL DATA
1-Wire Pullup Voltage
1-Wire Pullup Resistance
Input Capacitance
Input Load Current
High-to-Low Switching
Threshold
Input Low Voltage
Low-to-High Switching
Threshold
Switching Hysteresis
Output Low Voltage
SYMBOL
CONDITIONS
MIN
VPUP
RPUP
CIO
IL
(Notes 2)
(Notes 2, 3)
(Notes 4, 5)
I/O pin at VPUP
2.8
0.3
0.05
VTL
(Notes 5, 6, 7)
0.5
VIL
(Notes 2, 8)
VTH
(Notes 5, 6, 9)
1.0
VHY
VOL
(Notes 5, 6, 10)
At 4mA (Note 11)
Standard speed, RPUP = 2.2kΩ
Recovery Time
Overdrive speed, RPUP = 2.2kΩ
tREC
(Notes 2,12)
Overdrive speed, directly prior to reset
pulse; RPUP = 2.2kΩ
Rising-Edge Hold-off Time
Standard speed
tREH
(Notes 5, 13)
Overdrive speed
Timeslot Duration
Standard speed
tSLOT
(Note 2, 14)
Overdrive speed
I/O PIN, 1-WIRE RESET, PRESENCE DETECT CYCLE
Standard speed
Reset Low Time (Note 2)
tRSTL
Overdrive speed
Standard speed
Presence Detect High
tPDH
Time
Overdrive speed
Standard speed
Presence Detect Low
tPDL
Time
Overdrive speed
Standard speed
Presence Detect Sample
tMSP
Time (Notes 2, 15)
Overdrive speed
I/O PIN, 1-Wire WRITE
Standard speed
Write-0 Low Time (Notes
tW0L
Overdrive speed, VPUP > 4.5V
2, 16, 17)
Overdrive speed
Write-1 Low Time
Standard speed
tW1L
(Notes 2, 17)
Overdrive speed
I/O PIN, 1-Wire READ
Standard speed
Read Low Time
tRL
(Notes 2, 18)
Overdrive speed
Standard speed
Read Sample Time
tMSR
(Notes 2, 18)
Overdrive speed
EEPROM
Programming Current
IPROG
(Note 5, 19)
Programming Time
tPROG
(Note 20, 21)
Write/Erase Cycles (EnAt 25°C
NCY
durance) (Notes 22, 23)
At 85°C (worst case)
Data Retention
At 85°C (worst case)
tDR
(Notes 24, 25, 26)
2 of 24
0.21
TYP
MAX
UNITS
5.25
2.2
1000
6.7
VPUP 1.8
0.5
VPUP 1.0
1.70
0.4
V
kΩ
pF
µA
5
2
V
V
V
V
V
µs
5
0.5
5.0
Not applicable (0)
65
8
µs
µs
480
48
15
2
60
8
60
6
640
80
60
6
240
24
75
10
60
5
6
1
1
120
15.5
15.5
15
2
5
1
tRL + δ
tRL + δ
15 - δ
2-δ
15
2
0.8
10
µs
µs
µs
µs
µs
µs
µs
µs
mA
ms
200k
50k
⎯
40
years
DS2431: 1024-Bit, 1-Wire EEPROM
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Note 8:
Note 9:
Note 10:
Note 11:
Note 12:
Note 13:
Note 14:
Note 15:
Note 16:
Note 17:
Note 18:
Note 19:
Note 20:
Note 21:
Note 22:
Note 23:
Note 24:
Note 25:
Note 26:
Specifications at TA = -40°C are guaranteed by design only and not production-tested.
System requirement.
Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the system and 1-Wire recovery times. The
specified value here applies to systems with only one device and with the minimum 1-Wire recovery times. For more heavily
loaded systems, an active pullup such as that found in the DS2482-x00, DS2480B, or DS2490 may be required.
Maximum value represents the internal parasite capacitance when VPUP is first applied. If a 2.2kΩ resistor is used to pull up the
data line, 2.5µs after VPUP has been applied the parasite capacitance will not affect normal communications.
Guaranteed by design, characterization and/or simulation only. Not production tested.
VTL, VTH, and VHY are a function of the internal supply voltage which is itself a function of VPUP, RPUP, 1-Wire timing, and
capacitive loading on IO. Lower VPUP, higher RPUP, shorter tREC, and heavier capacitive loading all lead to lower values of VTL, VTH,
and VHY.
Voltage below which, during a falling edge on IO, a logic 0 is detected.
The voltage on IO needs to be less or equal to VIL(MAX) at all times the master is driving IO to a logic-0 level.
Voltage above which, during a rising edge on IO, a logic 1 is detected.
After VTH is crossed during a rising edge on IO, the voltage on IO has to drop by at least VHY to be detected as logic '0'.
The I-V characteristic is linear for voltages less than 1V.
Applies to a single device attached to a 1-Wire line.
The earliest recognition of a negative edge is possible at tREH after VTH has been reached on the preceding rising edge.
Defines maximum possible bit rate. Equal to tW0L(min) + tREC(min).
Interval after tRSTL during which a bus master is guaranteed to sample a logic-0 on IO if there is a DS2431 present. Minimum limit
is tPDH(max); maximum limit is tPDH(min) + tPDL(min).
Highlighted numbers are NOT in compliance with legacy 1-Wire product standards. See comparison table below.
ε in Figure 11 represents the time required for the pullup circuitry to pull the voltage on IO up from VIL to VTH. The actual maximum
duration for the master to pull the line low is tW1Lmax + tF - ε and tW0Lmax + tF - ε respectively.
δ in Figure 11 represents the time required for the pullup circuitry to pull the voltage on IO up from VIL to the input high threshold
of the bus master. The actual maximum duration for the master to pull the line low is tRLmax + tF.
Current drawn from IO during the EEPROM programming interval. The pullup circuit on IO during the programming interval
should be such that the voltage at IO is greater than or equal to Vpup(min). If Vpup in the system is close to Vpup(min) then a low
impedance bypass of Rpup which can be activated during programming may need to be added.
Interval begins tREHmax after the trailing rising edge on IO for the last timeslot of the E/S byte for a valid Copy Scratchpad
sequence. Interval ends once the device's self-timed EEPROM programming cycle is complete and the current drawn by the
device has returned from IPROG to IL.
tPROG for units branded version ‘A1’ is 12.5ms. tPROG for units branded version ‘A2’ and later is 10ms.
Write-cycle endurance is degraded as TA increases.
Not 100% production-tested; guaranteed by reliability monitor sampling.
Data retention is degraded as TA increases.
Guaranteed by 100% production test at elevated temperature for a shorter time; equivalence of this production test to data sheet
limit at operating temperature range is established by reliability testing.
EEPROM writes may become non-functional after the data retention time is exceeded. Long-time storage at elevated
temperatures is not recommended; the device may lose its write capability after 10 years at 125°C or 40 years at 85°C.
PARAMETER
tSLOT (incl. tREC)
tRSTL
tPDH
tPDL
tW0L
1)
LEGACY VALUES
STANDARD SPEED
OVERDRIVE SPEED
MIN
MAX
MIN
MAX
61µs
(undef.)
7µs
(undef.)
480µs
(undef.)
48µs
80µs
15µs
60µs
2µs
6µs
60µs
240µs
8µs
24µs
60µs
120µs
6µs
16µs
DS2431 VALUES
STANDARD SPEED
OVERDRIVE SPEED
MIN
MAX
MIN
MAX
65µs1)
(undef.)
8µs1)
(undef.)
480µs
640µs
48µs
80µs
15µs
60µs
2µs
6µs
60µs
240µs
8µs
24µs
60µs
120µs
6µs
15.5µs
Intentional change, longer recovery time requirement due to modified 1-Wire front end.
PIN DESCRIPTION
NAME
I/O
GND
EP
N.C.
FUNCTION
1-Wire Bus Interface. Open drain, requires external pullup resistor.
Ground Reference
TDFN package only: Exposed Paddle. Solder evenly to the board’s ground plane
for proper operation. See Application Note 3273 for additional information.
Not Connected
3 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
DESCRIPTION
The DS2431 combines 1024 bits of EEPROM, an 8-byte register/control page with up to 7 user read/write bytes,
and a fully-featured 1-Wire interface in a single chip. Each DS2431 has its own 64-bit ROM registration number
that is factory lasered into the chip to provide a guaranteed unique identity for absolute traceability. Data is
transferred serially via the 1-Wire protocol, which requires only a single data lead and a ground return. The DS2431
has an additional memory area called the scratchpad that acts as a buffer when writing to the main memory or the
register page. Data is first written to the scratchpad from which it can be read back. After the data has been
verified, a copy scratchpad command transfers the data to its final memory location. Applications of the DS2431
include accessory/PC board identification, medical sensor calibration data storage, analog sensor calibration
including IEEE-P1451.4 Smart Sensors, ink and toner print cartridge identification, and after-market management
of consumables.
OVERVIEW
The block diagram in Figure 1 shows the relationships between the major control and memory sections of the
DS2431. The DS2431 has four main data components: 1) 64-bit lasered ROM, 2) 64-bit scratchpad, 3) four 32-byte
pages of EEPROM, and 4) 64-bit register page. The hierarchical structure of the 1-Wire protocol is shown in Figure
2. The bus master must first provide one of the seven ROM Function Commands, 1) Read ROM, 2) Match ROM, 3)
Search ROM, 4) Skip ROM, 5) Resume, 6) Overdrive-Skip ROM or 7) Overdrive-Match ROM. Upon completion of
an Overdrive ROM command byte executed at standard speed, the device enters Overdrive mode where all
subsequent communication occurs at a higher speed. The protocol required for these ROM function commands is
described in Figure 9. After a ROM function command is successfully executed, the memory functions become
accessible and the master may provide any one of the four memory function commands. The protocol for these
memory function commands is described in Figure 7. All data is read and written least significant bit first.
Figure 1. Block Diagram
PARASITE POWER
I/O
1-Wire
Function Control
64-bit
Lasered ROM
Memory
Function
Control Unit
DS2431
CRC16
Generator
64-bit
Scratchpad
Data Memory
4 Pages of
256 bits each
Register Page
64 bits
4 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 2. Hierarchical Structure for 1-Wire Protocol
Available
Commands:
Data Field
Affected:
1-Wire ROM Function
Commands (see Figure 9)
Read ROM
Match ROM
Search ROM
Skip ROM
Resume
Overdrive Skip
Overdrive Match
64-bit Reg. #, RC-Flag
64-bit Reg. #, RC-Flag
64-bit Reg. #, RC-Flag
RC-Flag
RC-Flag
RC-Flag, OD-Flag
64-bit Reg. #, RC-Flag, OD-Flag
DS2431-specific
Memory Function
Commands (see Figure 7)
Write Scratchpad
Read Scratchpad
Copy Scratchpad
Read Memory
64-bit Scratchpad, Flags
64-bit Scratchpad
Data Memory, Register Page
Data Memory, Register Page
DS2431 Command Level:
64-BIT LASERED ROM
Each DS2431 contains a unique ROM code that is 64 bits long. The first 8 bits are a 1-Wire family code. The next
48 bits are a unique serial number. The last 8 bits are a CRC (Cyclic Redundancy Check) of the first 56 bits. See
Figure 3 for details. The 1-Wire CRC is generated using a polynomial generator consisting of a shift register and
XOR gates as shown in Figure 4. The polynomial is X8 + X5 + X4 + 1. Additional information about the Dallas 1-Wire
CRC is available in Application Note 27.
The shift register bits are initialized to 0. Then starting with the least significant bit of the family code, one bit at a
time is shifted in. After the 8th bit of the family code has been entered, then the serial number is entered. After the
last bit of the serial number has been entered, the shift register contains the CRC value. Shifting in the 8 bits of the
CRC returns the shift register to all 0s.
Figure 3. 64-Bit Lasered ROM
MSB
LSB
8-Bit
CRC Code
MSB
8-Bit Family
Code (2Dh)
48-Bit Serial Number
LSB
MSB
LSB
MSB
LSB
Figure 4. 1-Wire CRC Generator
8
5
4
Polynomial = X + X + X + 1
st
nd
1
STAGE
X
0
rd
2
STAGE
X
1
th
3
STAGE
X
2
th
4
STAGE
X
3
th
5
STAGE
X
4
th
6
STAGE
X
5
th
7
STAGE
X
6
8
STAGE
X
7
INPUT DATA
5 of 24
X
8
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 5. Memory Map
ADDRESS RANGE
TYPE
DESCRIPTION
PROTECTION CODES
0000h to 001Fh
R/(W)
Data Memory Page 0
0020h to 003Fh
R/(W)
Data Memory Page 1
0040h to 005Fh
R/(W)
Data Memory Page 2
0060h to 007Fh
R/(W)
Data Memory Page 3
1)
0080h
R/(W)
Protection Control Byte
Page 0
55h: Write Protect P0; AAh: EPROM mode
P0; 55h or AAh: Write Protect 80h
0081h1)
R/(W)
Protection Control Byte
Page 1
55h: Write Protect P1; AAh: EPROM mode
P1; 55h or AAh: Write Protect 81h
0082h1)
R/(W)
Protection Control Byte
Page 2
55h: Write Protect P2; AAh: EPROM mode
P2; 55h or AAh: Write Protect 82h
0083h1)
R/(W)
Protection Control Byte
Page 3
55h: Write Protect P3; AAh: EPROM mode
P3; 55h or AAh: Write Protect 83h
0084h1)
R/(W)
Copy Protection Byte
55h or AAh: Copy Protect 0080:008Fh, and
any write-protected Pages
0085h
R
Factory byte. Set at
Factory.
AAh:Write Protect 85h, 86h, 87h;
55h: Write Protect 85h, unprotect 86h, 87h
0086h
R/(W)
User Byte/Manufacturer ID
0087h
R/(W)
User Byte/Manufacturer ID
0088h to 008Fh
N/A
Reserved
1)
Once programmed to AAh or 55h this address becomes read-only. All other codes can be stored but will neither
write-protect the address nor activate any function.
MEMORY
Data memory and registers are located in a linear address space, as shown in Figure 5. The data memory and the
registers have unrestricted read access. The DS2431 EEPROM array consists of 18 rows of 8 bytes each. The first
16 rows are divided equally into 4 memory pages (32 bytes each). These 4 pages are the primary data memory.
Each page can be individually set to open (unprotected), write protected, or EPROM mode by setting the
associated protection byte in the register row. The last two rows contain protection registers, and reserved bytes.
The register row consists of 4 protection control bytes, a copy protection byte, the factory byte, and two user
byte/manufacture ID bytes. The manufacturer ID can be a customer-supplied identification code that assists the
application software in identifying the product the DS2431 is associated with. Contact the factory to set up and
register a custom manufacturer ID. The last row is reserved for future use. It is undefined in terms of R/W
functionality and should not be used.
In addition to the main EEPROM array, an 8-byte volatile scratchpad is included. Writes to the EEPROM array are
a two-step process. First, data is written to the scratchpad, and then copied into the main array. This allows the
user to first verify the data written to scratchpad prior to copying into the main array. The device only supports full
row (8-byte) copy operations. In order for data in the scratchpad to be valid for a copy operation, the address
supplied with a Write Scratchpad must start on a row boundary, and 8 full bytes must be written into the
scratchpad.
6 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
The protection control registers determine how incoming data on a write-scratchpad command is loaded into the
scratchpad. A protection setting of 55h (Write Protect) causes the incoming data to be ignored and the target
address main memory data to be loaded into the scratchpad. A protection setting of AAh (EPROM Mode) causes
the logical AND of incoming data and target address main memory data to be loaded into the scratchpad. Any
other protection control register setting leaves the associated memory page open for unrestricted write access.
Protection control byte settings of 55h or AAh also write protects the protection control byte. The protection-control
byte setting of 55h does not block the copy. This allows write-protected data to be refreshed (i. e., reprogrammed
with the current data) in the device.
The copy protection byte is used for a higher level of security, and should only be used after all other protection
control bytes, user bytes, and write-protected pages are set to their final value. If the copy protection byte is set to
55h or AAh, all copy attempts to the register row and user byte row are blocked. In addition, all copy attempts to
write-protected main memory pages (i. e., refresh) are blocked.
ADDRESS REGISTERS AND TRANSFER STATUS
The DS2431 employs three address registers: TA1, TA2, and E/S (Figure 6). These registers are common to many
other 1-Wire devices but operate slightly differently with the DS2431. Registers TA1 and TA2 must be loaded with
the target address to which the data is written or from which data is read. Register E/S is a read-only transferstatus register, used to verify data integrity with write commands. ES bits E2:E0 are loaded with the incoming
T2:T0 on a write-scratchpad command, and increment on each subsequent data byte. This is in effect a byteending offset counter within the 8-byte scratchpad. Bit 5 of the E/S register, called PF, is a logic 1 if the data in the
scratchpad is not valid due to a loss of power or if the master sends less bytes than needed to reach the end of the
scratchpad. For a valid write to the scratchpad, T2:T0 must be 0 and the master must have sent 8 data bytes. Bits
3, 4, and 6 have no function; they always read 0. The highest valued bit of the E/S register, called AA or
Authorization Accepted, acts as a flag to indicate that the data stored in the scratchpad has already been copied to
the target memory address. Writing data to the scratchpad clears this flag.
Figure 6. Address Registers
Bit #
7
6
5
4
3
Target Address (TA1)
T7
T6
T5
T4
T3
Target Address (TA2)
T15
T14
T13
T12
T11
Ending Address with
Data Status (E/S)
(Read Only)
AA
0
PF
0
0
7 of 24
2
T2
T10
E2
1
T1
T9
E1
0
T0
T8
E0
DS2431: 1024-Bit, 1-Wire EEPROM
WRITING WITH VERIFICATION
To write data to the DS2431, the scratchpad has to be used as intermediate storage. First the master issues the
Write Scratchpad command to specify the desired target address, followed by the data to be written to the
scratchpad. Note that Copy Scratchpad commands must be performed on 8-byte boundaries, i. e., the 3 LSBs of
the target address (T2..T0) must be equal to 000b. If T2..T0 are sent with non-zero values, the copy function will be
blocked. Under certain conditions (see Write Scratchpad command) the master will receive an inverted CRC16 of
the command, address (actual address sent) and data at the end of the Write Scratchpad command sequence.
Knowing this CRC value, the master can compare it to the value it has calculated itself to decide if the
communication was successful and proceed to the Copy Scratchpad command. If the master could not receive the
CRC16, it should send the Read Scratchpad command to verify data integrity. As a preamble to the scratchpad
data, the DS2431 repeats the target address TA1 and TA2 and sends the contents of the E/S register. If the PF
flag is set, data did not arrive correctly in the scratchpad or there was a loss of power since data was last written to
the scratchpad. The master does not need to continue reading; it can start a new trial to write data to the
scratchpad. Similarly, a set AA flag together with a cleared PF flag indicates that the device did not recognize the
Write command. If everything went correctly, both flags are cleared. Now the master can continue reading and
verifying every data byte. After the master has verified the data, it can send the Copy Scratchpad command, for
example. This command must be followed exactly by the data of the three address registers, TA1, TA2, and E/S.
The master should obtain the contents of these registers by reading the scratchpad.
MEMORY FUNCTION COMMANDS
The Memory Function Flow Chart (Figure 7) describes the protocols necessary for accessing the memory of the
DS2431. An example on how to use these functions to write to and read from the device is included at the end of
this document. The communication between master and DS2431 takes place either at regular speed (default, OD =
0) or at Overdrive Speed (OD = 1). If not explicitly set into the Overdrive Mode, the DS2431 assumes regular
speed.
WRITE SCRATCHPAD COMMAND [0Fh]
The Write Scratchpad command applies to the data memory, and the writable addresses in the register page. In
order for the scratchpad data to be valid for copying to the array, the user must perform a Write Scratchpad
command of 8 bytes starting at a valid row boundary. The Write Scratchpad command accepts invalid addresses,
and partial rows, but subsequent Copy Scratchpad commands are blocked.
After issuing the Write Scratchpad command, the master must first provide the 2-byte target address, followed by
the data to be written to the scratchpad. The data is written to the scratchpad starting at the byte offset of T2:T0.
The ES bits E2:E0 are loaded with the starting byte offset, and increment with each subsequent byte. Effectively,
E2:E0 is the byte offset of the last full byte written to the scratchpad. Only full data bytes are accepted.
When executing the Write Scratchpad command, the CRC generator inside the DS2431 (Figure 13) calculates a
CRC of the entire data stream, starting at the command code and ending at the last data byte as sent by the
master. This CRC is generated using the CRC16 polynomial by first clearing the CRC generator and then shifting
in the command code (0FH) of the Write Scratchpad command, the Target Addresses (TA1 and TA2), and all the
data bytes. Note that the CRC16 calculation is performed with the actual TA1 and TA2 and data sent by the
master. The master may end the Write Scratchpad command at any time. However, if the end of the scratchpad is
reached (E2:E0 = 111b), the master may send 16 read-time slots and receive the CRC generated by the DS2431.
If a Write Scratchpad is attempted to a write-protected location, the scratchpad is loaded with the data already in
memory, rather than the data transmitted. Similarly, if the target address page is in EPROM mode, the scratchpad
is loaded with the bitwise logical AND of the transmitted data and data already in memory.
8 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 7-1. Memory Function Flow Chart
From ROM Functions
Flow Chart (Figure 9)
Bus Master TX Memory
Function Command
0Fh
Write Scratchpad ?
N
To Figure 7
nd
2 Part
Y
Bus Master TX
TA1 (T7:T0), TA2 (T15:T8)
DS2431 sets
Sets PF = 1
Clears AA = 0
Sets E2:E0 = T2:T0
Master TX Data Byte
To Scratchpad
Master
TX Reset ?
DS2431
Increments
E2:E0
Applies only if the
memory area is not
protected.
Y
N
E2:E0
=7?
N
Y
N
T2:T0
=0?
If write-protected, then
the DS2431 copies the
data byte from the target address into the SP.
If in EPROM mode,
then the DS2431 loads
the bitwise logical AND
of the transmitted byte
and the data byte from
the targeted address
into the SP.
Y
PF = 0
DS2431 TX CRC16
of Command, Address,
Data Bytes as they were
sent by the bus master
Bus Master
RX “1”s
N
Master
TX Reset ?
Y
To ROM Functions
Flow Chart (Figure 9)
9 of 24
From Figure 7
nd
2 Part
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 7-2. Memory Function Flow Chart (continued)
From Figure 7
st
1 Part
AAh
Read ScratchPad ?
N
To Figure 7
rd
3 Part
Y
Bus Master RX
TA1 (T7:T0), TA2 (T15:T8)
and E/S Byte
DS2431 sets Scratchpad
Byte Counter = T2:T0
Bus Master RX
Data Byte from Scratchpad
DS2431
Increments
Byte Counter
Master
TX Reset ?
Y
N
N
Byte Counter
= E2:E0 ?
Y
Bus Master RX CRC16
of Command, Address,
E/S Byte, Data Bytes as
sent by the DS2431
Bus Master
RX “1”s
N
Master
TX Reset ?
Y
To Figure 7
st
1 Part
From Figure 7
rd
3 Part
10 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 7-3. Memory Function Flow Chart (continued)
From Figure 7
nd
2 Part
55h
Copy ScratchPad ?
To Figure 7
th
4 Part
N
Y
Bus Master TX
TA1 (T7:T0), TA2 (T15:T8)
and E/S Byte
Y
Auth. Code
Match ?
N
Applicable to all R/W
memory locations.
Y
T15:T0
< 0090h ?
N
N
PF = 0 ?
Y
Y
CopyProtected ?
N
AA = 1
Duration: tPROG
*
DS2431 copies Scratchpad Data to Address
DS2431 TX “0”
Y
Bus Master
RX “1”s
Master
TX Reset ?
N
Master
TX Reset ?
N
DS2431 TX “1”
Y
Master
TX Reset ?
N
Y
To Figure 7
nd
2 Part
* 1-Wire idle high for power
11 of 24
From Figure 7
th
4 Part
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 7-4. Memory Function Flow Chart (continued)
From Figure 7
rd
3 Part
F0h
Read Memory ?
N
Y
Bus Master TX
TA1 (T7:T0),
TA2 (T15:T8)
Y
Address
< 90h ?
N
DS2431 sets Memory
Address = (T15:T0)
DS2431
Increments
Address
Counter
Bus Master RX
Data Byte from
Memory Address
Master
TX Reset ?
Y
N
Y
Address
< 8Fh ?
Bus Master
RX “1”s
N
Bus Master
RX “1”s
N
Master
TX Reset ?
Y
To Figure 7
rd
3 Part
12 of 24
N
Master
TX Reset ?
Y
DS2431: 1024-Bit, 1-Wire EEPROM
READ SCRATCHPAD COMMAND [AAh]
The Read Scratchpad command allows verifying the target address and the integrity of the scratchpad data. After
issuing the command code, the master begins reading. The first two bytes are the target address. The next byte is
the ending offset/data status byte (E/S) followed by the scratchpad data, which may be different from what the
master originally sent. This is of particular importance if the target address is within the register page or a page in
either Write Protection or EPROM modes. See the Write Scratchpad description for details. The master should
read through the scratchpad (E2:E0 – T2:T0 + 1 bytes), after which it will receive the inverted CRC, based on data
as it was sent by the DS2431. If the master continues reading after the CRC, all data will be logic 1s.
COPY SCRATCHPAD [55h]
The Copy Scratchpad command is used to copy data from the scratchpad to writable memory sections. After
issuing the Copy Scratchpad command, the master must provide a 3-byte authorization pattern, which should have
been obtained by an immediately preceding Read Scratchpad command. This 3-byte pattern must exactly match
the data contained in the three address registers (TA1, TA2, E/S, in that order). If the pattern matches, the target
address is valid, the PF flag is not set, and the target memory is not copy-protected, the AA (Authorization
Accepted) flag is set and the copy begins. All eight bytes of scratchpad contents are copied to the target memory
location. The duration of the device’s internal data transfer is tPROG during which the voltage on the 1-Wire bus must
not fall below 2.8V. A pattern of alternating 0s and 1s are transmitted after the data has been copied until the
master issues a reset pulse. If the PF flag is set or the target memory is copy-protected, the copy will not begin and
the AA flag will not be set.
READ MEMORY [F0h]
The Read Memory command is the general function to read data from the DS2431. After issuing the command, the
master must provide the 2-byte target address. After these two bytes, the master reads data beginning from the
target address and may continue until address 008Fh. If the master continues reading, the result will be logic 1s.
The device's internal TA1, TA2, E/S, and scratchpad contents are not affected by a Read Memory command.
1-Wire BUS SYSTEM
The 1-Wire bus is a system that has a single bus master and one or more slaves. In all instances the DS2431 is a
slave device. The bus master is typically a microcontroller. The discussion of this bus system is broken down into
three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal types and timing). The
1-Wire protocol defines bus transactions in terms of the bus state during specific time slots, which are initiated on
the falling edge of sync pulses from the bus master.
HARDWARE CONFIGURATION
The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to drive it at
the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open-drain or tri-state
outputs. The 1-Wire port of the DS2431 is open drain with an internal circuit equivalent to that shown in Figure 8.
A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The DS2431 supports both a Standard and
Overdrive communication speed of 15.4kbps (max) and 125kbps (max), respectively. Note that legacy 1-Wire
products support a standard communication speed of 16.3kbps and Overdrive of 142kbps. The slightly reduced
rates for the DS2431 are a result of additional recovery times, which in turn were driven by a 1-Wire physical
interface enhancement to improve noise immunity. The value of the pullup resistor primarily depends on the
network size and load conditions. The DS2431 requires a pullup resistor of 2.2kΩ (max) at any speed.
The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus MUST be
left in the idle state if the transaction is to resume. If this does not occur and the bus is left low for more than 16µs
(Overdrive speed) or more than 120µs (standard speed), one or more devices on the bus may be reset.
13 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 8. Hardware Configuration
BUS MASTER
VPUP
DS2431 1-Wire PORT
RPUP
RX
DATA
RX
TX
IL
TX
RX = RECEIVE
Open Drain
Port Pin
TX = TRANSMIT
100 Ω
MOSFET
TRANSACTION SEQUENCE
The protocol for accessing the DS2431 through the 1-Wire port is as follows:
Initialization
ROM Function Command
Memory Function Command
Transaction/Data
INITIALIZATION
All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a
reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the slave(s). The presence
pulse lets the bus master know that the DS2431 is on the bus and is ready to operate. For more details, see the
1-Wire Signaling section.
1-Wire ROM FUNCTION COMMANDS
Once the bus master has detected a presence, it can issue one of the seven ROM function commands that the
DS2431 supports. All ROM function commands are 8 bits long. A list of these commands follows (refer to the flow
chart in Figure 9).
READ ROM [33h]
This command allows the bus master to read the DS2431’s 8-bit family code, unique 48-bit serial number, and 8-bit
CRC. This command can only be used if there is a single slave on the bus. If more than one slave is present on the
bus, a data collision occurs when all slaves try to transmit at the same time (open drain produces a wired-AND
result). The resultant family code and 48-bit serial number result in a mismatch of the CRC.
MATCH ROM [55h]
The Match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a specific
DS2431 on a multidrop bus. Only the DS2431 that exactly matches the 64-bit ROM sequence responds to the
following memory function command. All other slaves wait for a reset pulse. This command can be used with a
single or multiple devices on the bus.
14 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
SEARCH ROM [F0h]
When a system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or
their registration numbers. By taking advantage of the wired-AND property of the bus, the master can use a
process of elimination to identify the registration numbers of all slave devices. For each bit of the registration
number, starting with the least significant bit, the bus master issues a triplet of time slots. On the first slot, each
slave device participating in the search outputs the true value of its registration number bit. On the second slot,
each slave device participating in the search outputs the complemented value of its registration number bit. On the
third slot, the master writes the true value of the bit to be selected. All slave devices that do not match the bit
written by the master stop participating in the search. If both of the read bits are zero, the master knows that slave
devices exist with both states of the bit. By choosing which state to write, the bus master branches in the romcode
tree. After one complete pass, the bus master knows the registration number of a single device. Additional passes
identify the registration numbers of the remaining devices. Refer to Application Note 187: 1-Wire Search Algorithm
for a detailed discussion, including an example.
SKIP ROM [CCh]
This command can save time in a single-drop bus system by allowing the bus master to access the memory
functions without providing the 64-bit ROM code. If more than one slave is present on the bus and, for example, a
Read command is issued following the Skip ROM command, data collision occurs on the bus as multiple slaves
transmit simultaneously (open-drain pulldowns produce a wired-AND result).
RESUME [A5h]
To maximize the data throughput in a multidrop environment, the Resume function is available. This function
checks the status of the RC bit and, if it is set, directly transfers control to the Memory functions, similar to a Skip
ROM command. The only way to set the RC bit is through successfully executing the Match ROM, Search ROM, or
Overdrive Match ROM command. Once the RC bit is set, the device can repeatedly be accessed through the
Resume Command function. Accessing another device on the bus clears the RC bit, preventing two or more
devices from simultaneously responding to the Resume Command function.
OVERDRIVE SKIP ROM [3Ch]
On a single-drop bus this command can save time by allowing the bus master to access the memory functions
without providing the 64-bit ROM code. Unlike the normal Skip ROM command, the Overdrive Skip ROM sets the
DS2431 in the Overdrive mode (OD = 1). All communication following this command has to occur at Overdrive
speed until a reset pulse of minimum 480µs duration resets all devices on the bus to standard speed (OD = 0).
When issued on a multidrop bus, this command sets all Overdrive-supporting devices into Overdrive mode. To
subsequently address a specific Overdrive-supporting device, a reset pulse at Overdrive speed has to be issued
followed by a Match ROM or Search ROM command sequence. This speeds up the time for the search process. If
more than one slave supporting Overdrive is present on the bus and the Overdrive Skip ROM command is followed
by a Read command, data collision occurs on the bus as multiple slaves transmit simultaneously (open-drain
pulldowns produce a wired-AND result).
OVERDRIVE MATCH ROM [69h]
The Overdrive Match ROM command followed by a 64-bit ROM sequence transmitted at Overdrive Speed allows
the bus master to address a specific DS2431 on a multidrop bus and to simultaneously set it in Overdrive mode.
Only the DS2431 that exactly matches the 64-bit ROM sequence responds to the subsequent memory function
command. Slaves already in Overdrive mode from a previous Overdrive Skip or successful Overdrive Match
command remain in Overdrive mode. All overdrive-capable slaves return to standard speed at the next Reset Pulse
of minimum 480µs duration. The Overdrive Match ROM command can be used with a single or multiple devices on
the bus.
15 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 9-1. ROM Functions Flow Chart
Bus Master TX
Reset Pulse
nd
From Figure 9, 2
From Memory Functions
Flow Chart (Figure 7)
OD
Reset Pulse ?
Part
N
OD = 0
Y
Bus Master TX ROM
Function Command
33h
Read ROM
Command ?
Y
RC = 0
DS2431 TX
Family Code
(1 Byte)
DS2431 TX
Presence Pulse
N
55h
Match ROM
Command ?
F0h
Search ROM
Command ?
N
Y
Y
RC = 0
To Figure 9
nd
CCh
2 Part
Skip ROM
Command ?
N
Y
RC = 0
RC = 0
DS2431 TX Bit 0
Master TX Bit 0
DS2431 TX Bit 0
Master TX Bit 0
N
Bit 0
Match ?
N
Bit 0
Match ?
Y
DS2431 TX
Serial Number
(6 Bytes)
N
Y
DS2431 TX Bit 1
Master TX Bit 1
DS2431 TX Bit 1
Master TX Bit 1
N
Bit 1
Match ?
N
Bit 1
Match ?
Y
Y
DS2431 TX Bit 63
DS2431 TX
CRC Byte
Master TX Bit 63
DS2431 TX Bit 63
Master TX Bit 63
N
Bit 63
Match ?
N
Bit 63
Match ?
Y
Y
RC = 1
RC = 1
To Memory Functions
Flow Chart (Figure 7)
16 of 24
To Figure 9
nd
2 Part
From Figure 9
nd
2 Part
DS2431: 1024-Bit, 1-Wire EEPROM
Figure 9-2. ROM Functions Flow Chart (continued)
st
To Figure 9, 1 Part
From Figure 9
st
1 Part
A5h
Resume
Command ?
3Ch
Overdrive
Skip ROM ?
N
Y
N
Y
69h
Overdrive Match
ROM ?
N
Y
RC = 0 ; OD = 1
RC = 0 ; OD = 1
N
RC = 1 ?
Master TX Bit 0
Y
Master
TX Reset ?
N
Y
Bit 0
Match ?
N
OD = 0
Y
Master TX Bit 1
Master
TX Reset ?
Y
Bit 1
Match ?
N
OD = 0
Y
N
Master TX Bit 63
Bit 63
Match ?
Y
RC = 1
From Figure 9
st
1 Part
To Figure 9
st
1 Part
17 of 24
N
OD = 0
DS2431: 1024-Bit, 1-Wire EEPROM
1-Wire SIGNALING
The DS2431 requires strict protocols to ensure data integrity. The protocol consists of four types of signaling on
one line: Reset Sequence with Reset Pulse and Presence Pulse, Write-Zero, Write-One, and Read-Data. Except
for the Presence pulse, the bus master initiates all falling edges. The DS2431 can communicate at two different
speeds, standard speed, and Overdrive Speed. If not explicitly set into the Overdrive mode, the DS2431
communicates at standard speed. While in Overdrive Mode the fast timing applies to all waveforms.
To get from idle to active, the voltage on the 1-Wire line needs to fall from VPUP below the threshold VTL. To get
from active to idle, the voltage needs to rise from VILMAX past the threshold VTH. The time it takes for the voltage to
make this rise is seen in Figure 10 as 'ε' and its duration depends on the pullup resistor (RPUP) used and the
capacitance of the 1-Wire network attached. The voltage VILMAX is relevant for the DS2431 when determining a
logical level, not triggering any events.
Figure 10 shows the initialization sequence required to begin any communication with the DS2431. A Reset Pulse
followed by a Presence Pulse indicates the DS2431 is ready to receive data, given the correct ROM and memory
function command. If the bus master uses slew-rate control on the falling edge, it must pull down the line for tRSTL +
tF to compensate for the edge. A tRSTL duration of 480µs or longer exits the Overdrive Mode, returning the device to
standard speed. If the DS2431 is in Overdrive Mode and tRSTL is no longer than 80µs. the device remains in
Overdrive Mode. If the device is in Overdrive Mode and tRSTL is between 80µs and 480µs, the device will reset, but
the communication speed is undetermined.
Figure 10. Initialization Procedure: Reset and Presence Pulse
MASTER TX “RESET PULSE” MASTER RX “PRESENCE PULSE”
tMSP
ε
VPUP
VIHMASTER
VTH
VTL
VILMAX
0V
tF
tRSTL
RESISTOR
tPDH
MASTER
tPDL
tRSTH
tREC
DS2431
After the bus master has released the line it goes into receive mode. Now the 1-Wire bus is pulled to VPUP through
the pullup resistor, or in case of a DS2482-x00 or DS2480B driver, by active circuitry. When the threshold VTH is
crossed, the DS2431 waits for tPDH and then transmits a Presence Pulse by pulling the line low for tPDL. To detect a
presence pulse, the master must test the logical state of the 1-Wire line at tMSP.
The tRSTH window must be at least the sum of tPDHMAX, tPDLMAX, and tRECMIN. Immediately after tRSTH is expired, the
DS2431 is ready for data communication. In a mixed population network, tRSTH should be extended to minimum
480µs at standard speed and 48µs at Overdrive speed to accommodate other 1-Wire devices.
Read-/Write-Time Slots
Data communication with the DS2431 takes place in time slots, which carry a single bit each. Write-time slots
transport data from bus master to slave. Read-time slots transfer data from slave to master. Figure 11 illustrates
the definitions of the write- and read-time slots.
All communication begins with the master pulling the data line low. As the voltage on the 1-Wire line falls below the
threshold VTL, the DS2431 starts its internal timing generator that determines when the data line is sampled during
a write-time slot and how long data is valid during a read-time slot.
18 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
Master-to-Slave
For a write-one time slot, the voltage on the data line must have crossed the VTH threshold before the write-one
low time tW1LMAX is expired. For a write-zero time slot, the voltage on the data line must stay below the VTH
threshold until the write-zero low time tW0LMIN is expired. For the most reliable communication, the voltage on the
data line should not exceed VILMAX during the entire tW0L or tW1L window. After the VTH threshold has been crossed,
the DS2431 needs a recovery time tREC before it is ready for the next time slot.
Figure 11. Read/Write Timing Diagram
Write-One Time Slot
tW1L
VPUP
VIHMASTER
VTH
VTL
VILMAX
0V
ε
tF
tSLOT
RESISTOR
MASTER
Write-Zero Time Slot
tW0L
VPUP
VIHMASTER
VTH
VTL
VILMAX
0V
ε
tF
tSLOT
RESISTOR
tREC
MASTER
Read-Data Time Slot
tMSR
tRL
VPUP
VIHMASTER
VTH
Master
Sampling
Window
VTL
VILMAX
0V
δ
tF
tREC
tSLOT
RESISTOR
MASTER
19 of 24
DS2431
DS2431: 1024-Bit, 1-Wire EEPROM
Slave-to-Master
A read-data time slot begins like a write-one time slot. The voltage on the data line must remain below VTL until the
read low time tRL is expired. During the tRL window, when responding with a 0, the DS2431 starts pulling the data
line low; its internal timing generator determines when this pulldown ends and the voltage starts rising again. When
responding with a 1, the DS2431 does not hold the data line low at all, and the voltage starts rising as soon as tRL is
over.
The sum of tRL + δ (rise time) on one side and the internal timing generator of the DS2431 on the other side define
the master sampling window (tMSRMIN to tMSRMAX) in which the master must perform a read from the data line. For the
most reliable communication, tRL should be as short as permissible, and the master should read close to but no
later than tMSRMAX. After reading from the data line, the master must wait until tSLOT is expired. This guarantees
sufficient recovery time tREC for the DS2431 to get ready for the next time slot. Note that tREC specified herein
applies only to a single DS2431 attached to a 1-Wire line. For multidevice configurations, tREC needs to be
extended to accommodate the additional 1-Wire device input capacitance. Alternatively, an interface that performs
active pullup during the 1-Wire recovery time such as the DS2482-x00 or DS2480B 1-Wire line drivers can be
used.
IMPROVED NETWORK BEHAVIOR (SWITCHPOINT HYSTERESIS)
In a 1-Wire environment, line termination is possible only during transients controlled by the bus master (1-Wire
driver). 1-Wire networks, therefore, are susceptible to noise of various origins. Depending on the physical size and
topology of the network, reflections from end points and branch points can add up, or cancel each other to some
extent. Such reflections are visible as glitches or ringing on the 1-Wire communication line. Noise coupled onto the
1-Wire line from external sources can also result in signal glitching. A glitch during the rising edge of a time slot can
cause a slave device to lose synchronization with the master and, consequently, result in a search ROM command
coming to a dead end or cause a device-specific function command to abort. For better performance in network
applications, the DS2431 uses a new 1-Wire front end, which makes it less sensitive to noise.
The 1-Wire front end of the DS2431 differs from traditional slave devices in three characteristics.
1) There is additional low-pass filtering in the circuit that detects the falling edge at the beginning of a time slot.
This reduces the sensitivity to high-frequency noise. This additional filtering does not apply at Overdrive speed.
2) There is a hysteresis at the low-to-high switching threshold VTH. If a negative glitch crosses VTH but does not go
below VTH - VHY, it will not be recognized (Figure 12, Case A). The hysteresis is effective at any 1-Wire speed.
3) There is a time window specified by the rising edge hold-off time tREH during which glitches are ignored, even if
they extend below VTH - VHY threshold (Figure 12, Case B, tGL < tREH). Deep voltage droops or glitches that
appear late after crossing the VTH threshold and extend beyond the tREH window cannot be filtered out and are
taken as the beginning of a new time slot (Figure 12, Case C, tGL ≥ tREH).
Devices that have the parameters VHY, and tREH specified in their electrical characteristics use the improved 1-Wire
front end.
Figure 12. Noise Suppression Scheme
tREH
VPUP
tREH
VTH
VHY
Case A
Case B
Case C
0V
tGL
tGL
20 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
CRC GENERATION
With the DS2431 there are two different types of CRCs. One CRC is an 8-bit type and is stored in the most
significant byte of the 64-bit ROM. The bus master can compute a CRC value from the first 56 bits of the 64-bit
ROM and compare it to the value stored within the DS2431 to determine if the ROM data has been received errorfree. The equivalent polynomial function of this CRC is X8 + X5 + X4 + 1. This 8-bit CRC is received in the true
(noninverted) form. It is computed at the factory and lasered into the ROM.
The other CRC is a 16-bit type, generated according to the standardized CRC16-polynomial function x16 + x15 + x2
+ 1. This CRC is used for fast verification of a data transfer when writing to or reading from the scratchpad. In
contrast to the 8-bit CRC, the 16-bit CRC is always communicated in the inverted form. A CRC generator inside the
DS2431 chip (Figure 13) calculates a new 16-bit CRC, as shown in the command flow chart (Figure 7). The bus
master compares the CRC value read from the device to the one it calculates from the data, and decides whether
to continue with an operation or to reread the portion of the data with the CRC error.
With the Write Scratchpad command, the CRC is generated by first clearing the CRC generator and then shifting in
the command code, the Target Addresses TA1 and TA2, and all the data bytes as they were sent by the bus
master. The DS2431 transmits this CRC only if E2:E0 = 111b.
With the Read Scratchpad command, the CRC is generated by first clearing the CRC generator and then shifting in
the Command code, the Target Addresses TA1 and TA2, the E/S byte, and the scratchpad data as they were sent
by the DS2431. The DS2431 transmits this CRC only if the reading continues through the end of the scratchpad.
For more information on generating CRC values, refer to Application Note 27.
Figure 13. CRC-16 Hardware Description and Polynomial
16
Polynomial = X
st
nd
1
STAGE
0
X
th
8
X
th
9
STAGE
10
STAGE
9
X
X
th
3
STAGE
1
X
X
rd
2
STAGE
th
3
11
X
4
12
X
5
13
th
7
STAGE
6
X
8
STAGE
7
X
th
14
STAGE
X
th
6
STAGE
X
th
13
STAGE
th
5
STAGE
X
th
12
STAGE
2
+X +1
th
4
STAGE
X
th
11
STAGE
10
2
15
+X
th
15
STAGE
14
X
16
STAGE
15
X
INPUT DATA
21 of 24
16
X
CRC
OUTPUT
DS2431: 1024-Bit, 1-Wire EEPROM
COMMAND-SPECIFIC 1-Wire COMMUNICATION PROTOCOL—COLOR CODES
Master to slave
Slave to master
Programming
COMMAND-SPECIFIC 1-Wire COMMUNICATION PROTOCOL—LEGEND
SYMBOL
RST
PD
Select
WS
RS
CPS
RM
TA
TA-E/S
<8 – T2:T0 bytes>
<data to EOM>
CRC16\
FF loop
AA loop
Programming
DESCRIPTION
1-Wire Reset Pulse generated by master.
1-Wire Presence Pulse generated by slave.
Command and data to satisfy the ROM function protocol.
Command "Write Scratchpad".
Command "Read Scratchpad".
Command "Copy Scratchpad".
Command "Read Memory".
Target Address TA1, TA2.
Target Address TA1, TA2 with E/S byte.
Transfer of as many bytes as needed to reach the end of the scratchpad for a given
target address.
Transfer of as many data bytes as are needed to reach the end of the memory.
Transfer of an inverted CRC16.
Indefinite loop where the master reads FF bytes.
Indefinite loop where the master reads AA bytes.
Data transfer to EEPROM; no activity on the 1-Wire bus permitted during this time.
WRITE SCRATCHPAD (CANNOT FAIL)
RST
PD
Select
WS
TA
<8 – T2:T0 bytes>
CRC16\
FF loop
READ SCRATCHPAD (CANNOT FAIL)
RST
PD
Select
RS
TA-E/S
<8 – T2:T0 bytes>
CRC16\
FF loop
COPY SCRATCHPAD (SUCCESS)
RST
PD
Select
CPS
TA-E/S
Programming
AA loop
COPY SCRATCHPAD (INVALID ADDRESS OR PF = 1 OR COPY PROTECTED)
RST
PD
Select
CPS
TA-E/S
FF loop
READ MEMORY (SUCCESS)
RST
PD
Select
RM
TA
<data to EOM>
FF loop
22 of 24
DS2431: 1024-Bit, 1-Wire EEPROM
READ MEMORY (INVALID ADDRESS)
RST
PD
Select
RM
TA
FF loop
MEMORY FUNCTION EXAMPLE
Write to the first 8 bytes of memory page 1. Read the entire memory.
With only a single DS2431 connected to the bus master, the communication looks like this:
MASTER MODE
TX
RX
TX
TX
TX
TX
TX
RX
TX
RX
TX
TX
RX
RX
RX
RX
RX
TX
RX
TX
TX
TX
TX
TX
----
DATA (LSB FIRST)
(Reset)
(Presence)
CCh
0Fh
20h
00h
<8 data bytes>
<2 bytes CRC16\>
(Reset)
(Presence)
CCh
AAh
20h
00h
07h
<8 data bytes>
<2 bytes CRC16\>
(Reset)
(Presence)
CCh
55h
20h
00h
07h
<1-Wire idle high>
RX
TX
RX
TX
TX
TX
TX
RX
TX
RX
AAh
(Reset)
(Presence)
CCh
F0h
00h
00h
<144 data bytes>
(Reset)
(Presence)
23 of 24
COMMENTS
Reset pulse
Presence pulse
Issue “Skip ROM” command
Issue “Write scratchpad” command
TA1, beginning offset = 20h
TA2, address = 0020h
Write 8 bytes of data to scratchpad
Read CRC to check for data integrity
Reset pulse
Presence pulse
Issue “Skip ROM” command
Issue “Read scratchpad” command
Read TA1, beginning offset = 20h
Read TA2, address = 0020h
Read E/S, ending offset = 111b, AA, PF = 0
Read scratchpad data and verify
Read CRC to check for data integrity
Reset pulse
Presence pulse
Issue “Skip ROM” command
Issue “copy scratchpad” command
TA1
TA2
(AUTHORIZATION CODE)
E/S
Wait tPROGmax for the copy function to
complete
Read copy status, AAh = success
Reset pulse
Presence pulse
Issue “Skip ROM” command
Issue “Read Memory” command
TA1, beginning offset = 00h
TA2, address = 0000h
Read the entire memory
Reset pulse
Presence pulse
DS2431: 1024-Bit, 1-Wire EEPROM
PIN CONFIGURATION (CONTINUED)
1
ORDERING INFORMATION
(CONTINUED)
2
SFN, pinout:
Pin 1 ------------Pin 2 -------------
IO
GND
Side View
Bottom View
SFN, approx. 6 x 6 x 0.9 mm
Package Outline Drawing 56-00SFN-000
The SFN package is qualified for electromechanical
contact applications only, not for soldering.
N.C. 1
2
2431
ymrrF
IO
GND 3
6
N.C.
5
N.C.
4
N.C.
PART
DS2431G+
DS2431G+T&R
TEMP RANGE
-40°C to +85°C
-40°C to +85°C
DS2431Q+T&R
-40°C to +85°C
DS2431X+S
-40°C to +85°C
DS2431X+
-40°C to +85°C
PIN-PACKAGE
SFN
SFN, tape-and-reel
TDFN*, 2.5k pcs,
tape-and-reel
µCSP, 2.5k pcs,
tape-and-reel
µCSP, 10k pcs,
tape-and-reel
* Denotes an exposed paddle.
+ Denotes a lead-free package.
Contact factory for both availability and guidelines on
qualified usage conditions of the lead-free µCSP.
The leads of TO-92 packages (standard and leadfree) on tape-and-reel are formed to approximately
100-mil (2.54mm) spacing. For details refer to
drawing 56-G0006-003.
3 × 3 mm TDFN
Top View with Marking,
Contacts Not Visible
Package Outline Drawing 21-0137
Package Code T633+2
SFN PACKAGE ORIENTATION ON
TAPE-AND-REEL
User Direction of Feed
Leads face up in orientation shown above.
PACKAGE INFORMATION
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to
www.maxim-ic.com/DallasPackInfo.)
24 of 24