PI49FCT804T

PI49FCT804T
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Fast CMOS Buffer/Clock Driver
Product Features
Product Description
• Low output skew: 0.8ns
• Clock busing with Hi-Z state control
• TTL input and output levels, reducing problematic
“ground bounce”
• High output drive, IOL = 64mA
• Extremely low static power (1mW, typ.)
• Hysteresis on all inputs
• Packages available:
– 16-pin 300 mil wide plastic SOIC (S)
The PI49FCT804T is a non-inverting clock driver designed with two
independent groups of buffers. These buffers have Hi-Z state
Output Enable inputs (active LOW) with a 1-in, 4-out configuration
per group. Each clock driver consists of two banks of drivers,
driving four outputs each from a standard TTL compatible CMOS
input.
Logic Block Diagram
Product Pin Configuration
OEA
4
INA
OA3-OA0
4
INB
OB3-OB0
OEB
OA0
1
16
VCC
OA1
2
15
OB0
OA2
3
14
OB1
13
OB2
16-Pin
S
GND
4
OA3
5
12
GND
GND
6
11
OB3
OEA
7
10
OEB
INA
8
9
INB
Truth Table(1)
Product Pin Description
Pin N ame
D e s cription
O EA, O EB
Hi- Z State O utput Enable Inputs (Active LO W)
IN A, IN B
C lock Inputs
O AN, O BN
C lock O utputs
GN D
Ground
VCC
Power
Inputs
Outputs
OEA, OEB
INA, INB
OAN, OBN
L
L
L
L
H
H
H
L
Z
H
H
Z
Note:
1. H = High Voltage Level
L = Low Voltage Level
Z = High Impedance
1
PS7005C
07/21/05
PI49FCT804T
Buffer/Clock
Driver
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature ........................................................ –65°C to +150°C
Ambient Temperature with Power Applied ........................... 0°C to +70°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) .. –0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only) –0.5V to +7.0V
DC Input Voltage ................................................................. –0.5V to +7.0V
DC Output Current .......................................................................... 120mA
Power Dissipation ............................................................................... 0.5W
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation
of the device at these or any other conditions above
those indicated in the operational sections of this
specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may
affect reliability.
DC Electrical Characteristics (Over the Operating Range, TA = 0°C to +70°C, VCC = 5.0V ± 5%)
Test Conditions(1)
Parameters Description
VOH
Output HIGH Voltage
VCC = Min., VIN = VIH or VIL
IOH = –24.0mA
VOL
Output LOW Current
VCC = Min., VIN = VIH or VIL
IOL = 64mA
VIH
Input HIGH Voltage
Guaranteed Logic HIGH Level
VIL
Input LOW Voltage
Guaranteed Logic LOW Level
IIH
Input HIGH Current
VCC = Max.
IIL
Input LOW Current
IOZH
High Impedance
IOZL
Output Current
II
Input HIGH Current
VCC = Max., VIN =VCC (Max.)
VIK
Clamp Diode Voltage
VCC = Min., IIN = –18 mA
IOS
Short Circuit Current
VCC = Max.(3), VOUT = GND
VH
Input Hysteresis
VCC = 5V
Min.
Typ.(2)
2.4
3.3
0.3
Max.
Units
V
0.55
2.0
V
V
0.8
V
VIN = VCC
1
µA
VCC = Max.
VIN = GND
–1
µA
VCC = Max.
VOUT = VCC
1
µA
VOUT = GND
–1
µA
20
µA
–0.7
–1.2
V
–120
–225
mA
–60
200
mV
Capacitance (TA = 25°C, f = 1 MHz)
Parameters(4)
Description
Test Conditions
Typ.
Max.
Units
CIN
Input Capacitance
VIN = 0V
6
10
pF
COUT
Output Capacitance
VOUT = 0V
8
12
pF
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.
2
PS7005C
07/21/05
PI49FCT804T
Buffer/Clock Driver
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Power Supply Characteristics
Test Conditions(1)
Parameters Description
Min.
Typ.(2)
Max.
Units
3
30
µA
ICC
Quiescent Power
Supply Current
VCC = Max.
VIN = GND or VCC
ΔICC
Supply Current per
Input @ TTL HIGH
VCC = Max.
VIN = 3.4V(3)
0.5
2.0
mA
ICCD
Supply Current per
Input per MHz(4)
VCC = Max.,
Outputs Open
OEA = OEB = GND
Per Output Toggling
50% Duty Cycle
VIN = VCC
VIN = GND
0.15
0.25
mA/
MHz
IC
Total Power Supply
Current(6)
VCC = Max.,
Outputs Open
fI = 10 MHZ
50% Duty Cycle
OEA = OEB = GND
Four Outputs Toggling
VIN = VCC
VIN = GND
6.2
11.2(5)
mA
VIN = 3.4V
VIN = GND
6.4
12(5)
VCC = Max.,
Outputs Open
fI = 2.5 MHZ
50% Duty Cycle
OEA = OEB = GND
Eight Outputs
Toggling
VIN = VCC
VIN = GND
3.1
6.3(5)
VIN = 3.4V
VIN = GND
3.5
7.6(5)
Notes:
1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Per TTL driven input (VIN = 3.4V); all other inputs at Vcc or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.
6. IC =IQUIESCENT + IINPUTS + IDYNAMIC
IC = ICC + ΔICC DHNT + ICCD (fCP/2 + fINI)
ICC = Quiescent Current
ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V)
DH = Duty Cycle for TTL Inputs High
NT = Number of TTL Inputs at DH
ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices)
fI = Input Frequency
NI = Number of Inputs at fI
All currents are in milliamps and all frequencies are in megahertz.
3
PS7005C
07/21/05
PI49FCT804T
Buffer/Clock
Driver
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI49FCT804T Switching Characteristics over Operating Range
Parame te rs
Conditions (1)
De s cription
804T
804AT
Com.
Com.
M in.
M ax.
M in.
M ax.
tPLH
tPHL
Propagation Delay
INA to OAN, OEB to OBN
1.5
6.5
1.5
5.8
tPZH
tPZL
Output Enable Time
OEA to OAN, OEB to OBN
1.5
8.0
1.5
8.0
tPHZ
tPLZ
Output Disable Time
OEA to OAN, OEB to OBN
1.5
7.0
1.5
7.0
tSKEW(O)(3)
Skew between two outputs of same package
(same transition)
tSKEW(p)(3)
tSKEW(t)(3)
C L = 50pF
RL = 500Ω
Units
ns
—
0.8
—
0.7
Skew between opposite transitions (tPHL- tPLH)of
the same package
—
1.0
—
0.8
Skew between two outputs of different packages
at same temperature (same transition)
—
1.6
—
1.4
Notes:
1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worse cast temperature (max. temp).
Tests Circuits For All Outputs(1)
Switch Position
VCC
7.0V
500Ω
VIN
Test
Switch
Open Drain
Disable LOW
Enable LOW
Closed
All Other Inputs
Open
VOUT
Pulse
Generator
Definitions:
CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the
Pulse Generator.
D.U.T.
50pF
RT
CL
500Ω
4
PS7005C
07/21/05
PI49FCT804T
Buffer/Clock Driver
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
Switching Waveforms
Output Skew – tSK(o)
Propagation Delay
3V
3V
Input
Input
1.5V
1.5V
0V
tPLHx
0V
tPLH
VOH
tPHL
Ox
VOH
Output
tPHLx
1.5V
VOL
1.5V
tSK(o)
tSK(o)
VOH
VOL
Oy
1.5V
VOL
tPLHy
Enable and Disable Times
Enable
tPHLy
tSK(o) = | tPLHy – tPLHx | or | tPHLy – tPHLx |
Disable
3V
OE
1.5V
Pulse Skew – tSK(p)
0V
tPZL
Output
Normally
Low
tPLZ
Switch
Closed
Switch
Open
Input
1.5V
1.5V
0.3V
tPZH
Output
Normally
High
3V
3.5V
3.5V
0V
tPHL
tPLH
VOL
VOH
tPHZ
0.3V
Output
VOH
1.5V
VOL
1.5V
0V
0V
tSK(p) = | tPHL – tPLH |
Package Skew – tSK(t)
3V
Input
1.5V
0V
tPLH1
tPHL1
VOH
Package 1
Output
1.5V
VOL
tSK(t)
tSK(t)
VOH
Package 2
Output
1.5V
VOL
tPLH2
tPHL2
tSK(t) = | tPLH2 – tPLH1 | or | tPHL2 – tPHL1 |
5
PS7005C
07/21/05
PI49FCT804T
Buffer/Clock
Driver
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
16-Pin 300-Mil Wide SOIC (S)
16
.2914
.2992
7.40
7.60
.010 0.254 x 45˚
.029 0.737
1
.398 10.10
.413 10.50
.020 0.508
.030 0.762
0.41 .016
1.27 .050
.0926 2.35
.1043 2.64
.394
.419
10.00
10.65
SEATING
PLANE
.050
BSC
1.27
.0091 0.23
.0125 0.32
0-8˚
.013
.020
0.33
0.51
.0040
.0118
0.10
0.30
X.XX DENOTES DIMENSIONS
X.XX IN MILLIMETERS
Ordering Information
Part Numbe r
Package
PI49FCT804TS
16- pin SOIC
Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com
6
PS7005C
07/21/05