Algorithms for formal circuit optimization on a static timing basis.