Dt
Sheet
Upload
Algorithms for formal circuit optimization on a static timing basis.
Open as PDF
Similar pages
here
Optimization challenges in transistor sizing.
Circuit tuning for high-performance custom digital design.
Efficient time-domain simulation and optimization of digital FET circuits.
Programming Guide and Instruction Set
Presentation (246KB)