The following document contains information on Cypress products.
Colophon
The products described in this document are designed, developed and manufactured as contemplated for general use,
including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not
designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless
extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury,
severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control,
mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where
chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable
to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.
Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such
failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and
prevention of over-current levels and other abnormal operating conditions. If any products described in this document
represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law
of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the
respective government entity will be required for export of those products.
Trademarks and Notice
The contents of this document are subject to change without notice. This document may contain information on a Spansion
product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without
notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy,
completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other
warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of
the information in this document.
®
®
®
TM
Copyright © 2013 Spansion Inc. All rights reserved. Spansion , the Spansion logo, MirrorBit , MirrorBit Eclipse ,
TM
ORNAND and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and
other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.
Fujitsu Microelectronics Europe
Application Note
MCU-AN-300221-E-V12
F²MC-16FX FAMILY
16-BIT MICROCONTROLLER
ALL SERIES
MEMORY PATCH FUNCTION
APPLICATION NOTE
MEMORY PATCH FUNCTION
Revision History
Revision History
Date
2006-08-16
2007-07-13
2007-08-20
Issue
First Version; MWi
V1.1, Reviewed the document and updated with review findings, MPi
V1.2, Modified channel operation, match detection conditions and instruction
break example, MPi
This document contains 28 pages.
MCU-AN-300221-E-V12
-2-
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Warranty and Disclaimer
Warranty and Disclaimer
To the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH restricts
its warranties and its liability for all products delivered free of charge (e.g. software include or
header files, application examples, target boards, evaluation boards, engineering samples of IC’s
etc.), its performance and any consequential damages, on the use of the Product in accordance with
(i) the terms of the License Agreement and the Sale and Purchase Agreement under which
agreements the Product has been delivered, (ii) the technical descriptions and (iii) all accompanying
written materials. In addition, to the maximum extent permitted by applicable law, Fujitsu
Microelectronics Europe GmbH disclaims all warranties and liabilities for the performance of the
Product and any consequential damages in cases of unauthorised decompiling and/or reverse
engineering and/or disassembling. Note, all these products are intended and must only be used
in an evaluation laboratory environment.
1.
Fujitsu Microelectronics Europe GmbH warrants that the Product will perform substantially in
accordance with the accompanying written materials for a period of 90 days form the date of
receipt by the customer. Concerning the hardware components of the Product, Fujitsu
Microelectronics Europe GmbH warrants that the Product will be free from defects in material
and workmanship under use and service as specified in the accompanying written materials
for a duration of 1 year from the date of receipt by the customer.
2.
Should a Product turn out to be defect, Fujitsu Microelectronics Europe GmbH´s entire liability
and the customer´s exclusive remedy shall be, at Fujitsu Microelectronics Europe GmbH´s
sole discretion, either return of the purchase price and the license fee, or replacement of the
Product or parts thereof, if the Product is returned to Fujitsu Microelectronics Europe GmbH in
original packing and without further defects resulting from the customer´s use or the transport.
However, this warranty is excluded if the defect has resulted from an accident not attributable
to Fujitsu Microelectronics Europe GmbH, or abuse or misapplication attributable to the
customer or any other third party not relating to Fujitsu Microelectronics Europe GmbH.
3.
To the maximum extent permitted by applicable law Fujitsu Microelectronics Europe GmbH
disclaims all other warranties, whether expressed or implied, in particular, but not limited to,
warranties of merchantability and fitness for a particular purpose for which the Product is not
designated.
4.
To the maximum extent permitted by applicable law, Fujitsu Microelectronics Europe GmbH´s
and its suppliers´ liability is restricted to intention and gross negligence.
NO LIABILITY FOR CONSEQUENTIAL DAMAGES
To the maximum extent permitted by applicable law, in no event shall Fujitsu
Microelectronics Europe GmbH and its suppliers be liable for any damages whatsoever
(including but without limitation, consequential and/or indirect damages for personal
injury, assets of substantial value, loss of profits, interruption of business operation,
loss of information, or any other monetary or pecuniary loss) arising from the use of
the Product.
Should one of the above stipulations be or become invalid and/or unenforceable, the remaining
stipulations shall stay in full effect
© Fujitsu Microelectronics Europe GmbH
-3-
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Contents
Contents
REVISION HISTORY ............................................................................................................ 2
WARRANTY AND DISCLAIMER ......................................................................................... 3
CONTENTS .......................................................................................................................... 4
1 INTRODUCTION.............................................................................................................. 5
1.1
Key Features........................................................................................................... 5
2 THE MEMORY PATCH FUNCTION................................................................................. 6
2.1
Introduction ............................................................................................................. 6
2.2
Block Diagram......................................................................................................... 6
2.3
Registers................................................................................................................. 7
2.3.1
Patch Function Address Registers (PFA[0-7])......................................... 7
2.3.2
Patch Function Data Registers (PFD[0-7]) .............................................. 7
2.3.3
Patch Function Control/Status Register (PFCS0-3) ................................... 8
2.3.3.1
Correspondence between PFAx, AM and AR .............................. 9
2.3.3.2
Channel Operation corresponding to IE and PE ...................... 10
2.3.3.3
Operation Types with CODE, DATA, CPU, and DMA.................... 11
2.3.3.4
Different Match Detection Conditions....................................... 12
2.3.4
EDSU Extension Register (EDSU)........................................................... 14
2.3.5
EDSU Extension Register 2 (EDSU2) ....................................................... 15
3 MEMORY PATCH FUNCTION EXAMPLES .................................................................. 16
3.1
Data Match on (Write) Access by CPU (Data Value Break) ................................... 16
3.2
Patch on Instruction Access (Instruction Break) .................................................... 18
3.3
Communication Interface Interrupt configuration ................................................... 21
3.4
Data Match on (Write) Access by DMA (Data Value Break)................................... 23
4 ADDITIONAL INFORMATION ....................................................................................... 26
LIST OF FIGURES ............................................................................................................. 27
LIST OF TABLES............................................................................................................... 28
MCU-AN-300221-E-V12
-4-
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 1 Introduction
1 Introduction
This application note describes the functionality of the Memory Patch Function and gives
some examples. The Memory Patch Function is mostly used for debugging. It allows monitor
of internal bus transfers or CPU execution.
1.1
Key Features
•
Detection of Access of Memory Address with Address Mask or Access of Address
Area
•
Detection of Access of Data with Data Mask
•
Detection of Access by Byte and/or Word, Read and/or Write, Data or Code, DMA
and/or CPU
•
Instruction / Data Replacement or INT9 Generation at Detection
•
Memory Write Protection
© Fujitsu Microelectronics Europe GmbH
-5-
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2 The Memory Patch Function
THE BASIC FUNCTIONALITY OF MEMORY PATCH FUNCTION
2.1
Introduction
The Memory Patch Function allows the user to watch data exchange on the internal bus and
detect address hits. It can be used for supervising the memory in operating systems or for
debugging user software on-chip.
It contains 8 channels, which can be grouped by 2 neighboured channels.
The Memory Patch Function is also used by the Euroscope Debugger.
2.2
Block Diagram
Figure 2-1 shows the internal block diagram of 2 channels of the Memory Patch Function.
Figure 2-1: Memory Patch Function block diagram
MCU-AN-300221-E-V12
-6-
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2.3
Registers
2.3.1 Patch Function Address Registers (PFA[0-7])
These eight registers contain 3 bytes each for 24-bit addresses. The lower bytes are named
PFALn, the middle PFAMn, and the upper byte PFAHn.
Two neighboured registers are forming a group, which can represent two separate
addresses, an address range or an address and a mask.
2.3.2 Patch Function Data Registers (PFD[0-7])
These eight 2 byte registers are used for data replacement for Memory Patch or data match
and data mask for Data Value Break.
© Fujitsu Microelectronics Europe GmbH
-7-
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2.3.3 Patch Function Control/Status Register (PFCS0-3)
Each PFCSn controls two of the PFAx and PFDx register, where PFCS0 correspond to PFA0,
PFA1 and PFD0, PFD1, PFCS1 to PFA2, PFA3, PFD2, PFD3, and so on …
Bit
No.
Name
15
READ
14
Write
13
BYTE
12
WORD
11
CODE
10
DATA
9
CPU
8
DMA
7
AM
6
AR
Explanation
Valu
e
Operation
Read Access
Detection enable
Write Access
Detection enable
8-Bit Access
Detection enable
16-Bit Access
Detection enable
Code Access
Detection enable
Data Access
Detection enable
CPU Access
Detection enable
DMA Access
Detection enable
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Read Accesses do not match
Read Accesses match (also at RMW instructions)
Write Accesses do not match
Write Accesses match (also at RMW instructions)
8-Bit Accesses do not match
8-Bit Accesses match
16-Bit Accesses do not match
16-Bit Accesses match
Code Accesses do not match
Code Accesses match
Data Accesses do not match
Data Accesses match
CPU Accesses do not match
CPU Accesses match
DMA Accesses do not match
DMA Accesses match
Disable Mask Option for PFA2n. PFA2n+1 define
Address for channel n+1.
PFA2n+1 is used as OR-Mask of PFA2n and
Address
Disable Address Range for PFA2n and PFA2n+1.
PFA2n and PFA2n+1 are used for Addresses of
Channel 2n and 2n+1, if PFA2n+1 is not used as
mask.
Enable Address Range. PFA2n as start address
and PFA2n+1 as end address.
Address Mask
Bit
Address Range
Enable
0
1
0
1
5
PE1
4
PE0
3
IE1
2
IE0
1
I1
Patch Enable
Channel 2n+1
Patch Enable
Channel 2n
Interrupt Enable
Channel 2n+1
Interrupt Enable
Channel 2n
0
1
0
1
0
1
0
1
Interrupt Flag
Channel 2n+1
0
1
0
I0
Interrupt Flag
Channel 2n
0
1
Please refer Table 2-3.
For Channel 2n+1,
Read: No Interrupt occurred
Write: Clear Interrupt
Interrupt occurred on Channel 2n+1
For Channel 2n,
Read: No Interrupt occurred
Write: Clear Interrupt
Interrupt occurred on Channel 2n
The initial values of all bits are “0”.
Table 2-1: PFCS
The initial values of all bits are “0”.
MCU-AN-300221-E-V12
-8-
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2.3.3.1 Correspondence between PFAx, AM and AR
PFCSn_AR
0
0
1
PFCSn_AM
0
1
x
PFA2n
point
point
start point
PFA2n+1
point
mask
end point
Table 2-2: PFAx, AM and AR
•
PFCSn_AR = 0 & PFCSn_AM = 0: PFA2n and PFA2n+1 are configured to set two
different addresses for the two separate match detections.
•
PFCSn_AR = 0 & PFCSn_AM = 1: PFA2n specifies the address and PFA2n+1
specifies the mask for single match detection. If the bit 2 of the mask (PFA2n+1) is 0,
then bit 2 of the address (PFA2n) is compared with bit 2 on the address on the bus
for a match detection. If the bit 2 of the mask (PFA2n+1) is 1, then bit 2 of the
address (PFA2n) is not compared with bit 2 on the address on the bus.
E.g. If PFA0 = 0xDF0000 and PFA1 = 0x000100, then the match detection would
happen if the addresses 0xDF0000 and 0xDF0100 are accessed.
•
PFCSn_AR = 1: PFA2n specifies the start address and PFA2n+1 specifies the end
address for the match detection.
© Fujitsu Microelectronics Europe GmbH
-9-
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2.3.3.2 Channel Operation corresponding to IE and PE
IE
PE
0
0
0
1
1
0
1
1
Operation
Interrupts and Data Patch are disabled.
Address Match can be detected by polling I flag.
Memory Patch is enabled. In this case the following are the possible
operations:
1. ROM Correction: If the data (constant) in Flash Memory is readaccessed by CPU/DMA, then the data in the PFDx register is read
instead.
2. RAM Data Replacement: If the data in RAM is read-accessed by
CPU/DMA, then the data in the PFDx register is read instead.
3. RAM Write Protection: If the data at particular RAM location is
attempted to be written by CPU/DMA, then the write is ignored.
4. Instruction Break: If the instruction (code) in Flash Memory/RAM is
accessed by CPU and if the PFDx register is written with 0x01
(INT Instruction), then SW-INT9 ISR would be executed.
Operand Address Break is enabled and HW-INT9 is requested upon
match detection. This means that if the configured memory address
or range of or multiple memory addresses is / are accessed (read /
written) by CPU or DMA then the HW-INT9 ISR would be executed
after such access.1
Data Value Break enabled (available for PFD0, PFD2, PFD4, and
PFD6, the other neighboured are used as Data Mask) and HW-INT9
is requested upon match detection. This means that if the configured
memory or range of or multiple memory address / addresses is / are
read / written by CPU or DMA with a specific / multiple / range of
data then the HW-INT9 ISR would be executed after such access.
Table 2-3: Channel Operation
1
It should be noted that this operation mode should not be used for instruction breaks. This is because pre-fetch
mechanism of the CPU (8-Byte Instruction Queue – It fetches 8 instructions ahead of their execution). That
means if the instruction break is placed at location 0xDF2000, then the break would occur as early as after
execution of instruction at 0xDF1FF8 (which is placed 8 bytes before instruction at address 0xDF2000) and this
is not intended.
MCU-AN-300221-E-V12
- 10 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2.3.3.3 Operation Types with CODE, DATA, CPU, and DMA
Please note that CODE/DATA and CPU/DMA are two pairs of bits. At least 1 bit has to be set
to “1” for each pair for function.
CODE
0
0
0
0
0
0
0
0
1
1
1
1
1
1
DATA
0
0
0
0
1
1
1
1
0
0
0
0
1
1
CPU
0
0
1
1
0
0
1
1
0
0
1
1
0
0
DMA
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
1
0
1
1
1
1
Detection
No Detection
DMA Data Access is detected
CPU Data Access is detected
DMA and CPU Data Access is detected
No Detection
No Detection
CPU instruction code (pre-)fetch is detected
CPU instruction code (pre-)fetch is detected
No Detection
DMA Data Access is detected
CPU Data Access and CPU instruction code (pre-)fetch
are detected
CPU Data Access and CPU instruction code (pre-)fetch
are detected - DMA Data Access is detected
Grey entries are non-recommended settings
Table 2-4: Types of Operation
© Fujitsu Microelectronics Europe GmbH
- 11 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2.3.3.4 Different Match Detection Conditions
The below table explains different scenarios of Match Detection configuration for channel 0
and 1:
Sr.
No.
1.
2.
3.
4.
5.
6.
7.
8.
9.
Control (PFCS0)
Patch Address
Patch Data
IE0
PE0
IE1
PE1
AR
AM
PFA0
PFA1
PFD0
PFD1
0
1
----0
0
0xDF401E
--0x1234
--The above configuration achieves ROM Correction on channel 0.
If the ROM address 0xDF401E is read-accessed then the CPU/DMA will read 0x1234
instead of the original data.
Channel 1 can be used for another Match Detection.
0
1
----0
0
0x006C00
--0x5500
--The above configuration achieves RAM Word Data Replacement on channel 0, if READ =
1, WRITE = 0, BYTE = 0 and WORD = 1.
If the RAM address 0x006C00 is read-accessed then the CPU/DMA will read 0x5500
instead of the original data.
Channel 1 can be used for another Match Detection.
0
1
----0
0
0x006C28
--0x55XX
--The above configuration achieves RAM Byte Data Replacement on channel 0, READ = 1,
WRITE = 0, BYTE = 1 and WORD = 0.
If the RAM address 0x006C29 is read-accessed then the CPU/DMA will read 0x55
instead of the original data.
Channel 1 can be used for another Match Detection.
0
1
----0
0
0x006C00
------The above configuration achieves RAM Write Protection on channel 0, if READ bit is
cleared to 0 and WRITE bit is set to 1.
If the RAM address 0x006C00 is attempted to be written then the access would be
ignored and the write would not happen.
Channel 1 can be used for another Match Detection.
----0
1
0
0
--0xDF40CA
--0xXX01
The above configuration achieves Instruction Break on channel 1.
If the code at address 0xDF40CA is accessed then the SW-INT9 ISR would be executed.
Channel 0 can be used for another Match Detection.
0
1
0
1
0
0
0xDF4028
0xDF40F0
0x01XX
0x1234
The above configuration achieves Instruction Break on channel 0 and Memory Patch
Function on channel 1.
If the code at address 0xDF4029 is accessed then the SW-INT9 ISR would be executed.
If the address 0xDF40F0 is accessed then the CPU/DMA will read 0x1234.
0
1
----0
1
0xDF4000
0x000002
0xXX01
--The above configuration achieves Instruction Break with Address Mask on channel 0.
If the code at address 0xDF4000 or 0xDF4002 is accessed then the SW-INT9 ISR would
be executed.
Channel 1 can’t be used for another Match Detection.
0
1
----1
0
0xDF4000
0xDF407E
0xXX01
--The above configuration achieves Instruction Break with Address Range on channel 0.
If the code at any address from 0xDF4000 to 0xDF407E is accessed then the SW-INT9
ISR would be executed if EN bit of EDSU register is set to 1.
Channel 1 can’t be used for another Match Detection.
1
0
----0
0
0xDF4000
------The above configuration achieves Operand Address Break on channel 0.
If the constant at address 0xDF4000 is read then the HW -INT9 ISR would be executed if
EN bit of EDSU register is set to 1.
Channel 1 can be used for another Match Detection.
XX denotes the original data/instruction at the adjoining memory location.
Table 2-5: Match Detection Conditions – I
MCU-AN-300221-E-V12
- 12 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
12.
Control (PFCS0)
Patch Address
Patch Data
IE0
PE0
IE1
PE1
AR
AM
PFA0
PFA1
PFD0
PFD1
----1
0
0
0
--0x006E00
----The above configuration achieves Operand Address Break on channel 1.
If the data at address 0x006E00 is accessed then the HW-INT9 ISR would be executed if
EN bit of EDSU register is set to 1.
Channel 0 can be used for another Match Detection.
1
0
1
0
0
0
0x006C56
0x006CF2
----The above configuration achieves Operand Address Break on channel 0 and 1.
If the data at address 0x006C56 or 0x006CF2 is accessed then the HW-INT9 ISR would
be executed if EN bit of EDSU register is set to 1.
1
0
----0
1
0xDF4000
0x0000FF
-----
13.
The above configuration achieves Operand Address Break with Address Mask on channel
0.
If constant at address from 0xDF4000 to 0xDF40FE (if BYTE = 0 and WORD = 1) is read
then the HW-INT9 ISR would be executed if EN bit of EDSU register is set to 1.
Channel 1 can’t be used for another Match Detection.
1
0
----1
0
0x006C00
0x006CFE
-----
Sr.
No.
10.
11.
14.
15.
16.
17.
18.
19.
The above configuration achieves Operand Address Break with Address Range on channel
0.
If data at any address from 0x006C00 to 0x006CFE is accessed then the HW-INT9 ISR
would be executed if EN bit of EDSU register is set to 1.
Channel 1 can’t be used for another Match Detection.
1
1
----0
0
0xDF4000
--0x1234
0x0000
The above configuration achieves Data Value Break on channel 0.
If the constant at address 0xDF4000 is read with 0x1234 then the HW-INT9 ISR would be
executed if EN bit of EDSU register is set to 1.
Channel 1 can be used for Operand Address Break.
1
1
----0
0
0x006C20
--0x1200
0x00FF
The above configuration achieves Data Value Break on channel 0.
If the data at address 0x006C20 is read or written with any value from 0x1200 to 0x12FF,
then the INT9 ISR would be executed if EN bit of EDSU register is set to 1.
Channel 1 can be used for Operand Address Break.
1
1
----0
0
0x006C20
--0xFEDC
0xFFFF
The above configuration achieves Data Value Break on channel 0.
If the data at address 0x006C20 is read or written with any value then the HW-INT9 ISR
would be executed if EN bit of EDSU register is set to 1.
Channel 1 can be used for Operand Address Break.
1
1
----0
1
0x006C20
0x00000F
0x1234
0x0000
The above configuration achieves Data Value Break with Address Mask on channel 0.
If data at any address between 0x006C20 to 0x006C2E is read or written with 0x1234
then the HW-INT9 ISR would be executed if EN bit of EDSU register is set to 1.
Channel 1 can’t be used for another Match Detection.
1
1
----1
0
0xDF4000
0xDF407E
0xXXXX
0xFFFF
The above configuration achieves Data Value Break with Address Range on channel 0.
If constant at any address between 0xDF4000 to 0xDF407E is read with any value then
the HW-INT9 ISR would be executed if EN bit of EDSU register is set to 1.
Channel 1 can’t be used for another Match Detection.
1
1
1
0
0
0
0x006C20
0x006D20
0X1234
0x0000
The above configuration achieves Data Value Break on channel 0 and Operand Address
Break on channel 1.
If the address 0x006C20 is read or written with 0x1234 then the HW-INT9 ISR would be
executed if EN bit of EDSU register is set to 1.
If the address 0x006D20 is accessed then the HW-INT9 ISR would be executed if EN bit of
EDSU register is set to 1.
XXXX denotes any 16-bit value
Table 2-6: Match Detection Conditions - II
© Fujitsu Microelectronics Europe GmbH
- 13 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2.3.4 EDSU Extension Register (EDSU)
This register controls the embedded debug support unit.
Bit
No.
Name
15
EN
14
-
13
TIE
Explanation
INT9 Enable
Bit
Unused Bit
INT9 Enable
for UART
Transmission
Interrupt
Initial
Value
Value
Operation
0
1
-
Disable INT9 Generation
Enable INT9 Generation
No Operation
Disable HW-INT9 generation on
UART Transmit Interrupt
Enable HW-INT9 generation on
UART Transmit Interrupt
No Interrupt occurred
Interrupt occurred; Clearing is
done via corresponding UART
Interrupt Transmit flag
UART0
Used as monitor
UART1
debugger
UART2
communication device
UART3
Disable HW-INT9 generation on
UART Receive Interrupt
Enable HW-INT9 generation on
UART Receive Interrupt
No Interrupt occurred
Interrupt occurred; Clearing is
done via corresponding UART
Interrupt Receive flag
0
X
0
0
1
0
12
TINT
11,
10
SEL1,
SEL0
9
RIE
Transmit
Interrupt Flag
UART
Selection for
Monitor
Debugger
INT9 Enable
for UART
Reception
Interrupt
X
0,0
1
0,
0,
1,
1,
0
1
0
1
0
0
1
0
8
RINT
Receive
Interrupt Flag
0
1
Table 2-7: EDSU
MCU-AN-300221-E-V12
- 14 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 2 The Memory Patch Function
2.3.5 EDSU Extension Register 2 (EDSU2)
The EDSU extension register 2 (EDSU2) controls the extended break interrupt selection to
trigger an HW-INT9 exception. For both transmit and receive interrupt channels an interrupt
number can be chosen out of the complete interrupts available in the system.
Bit
No.
15 - 8
7–0
Name
Explanation
TSEL
UART
Transmit
Channel
Selection for
Monitor
Debugger
RSEL
UART
Receive
Channel
Selection for
Monitor
Debugger
Initial
Value
Value
0x00
0
0x01
–
0xFF
0x00
0
0x01
–
0xFF
Operation
UART Transmit channel is
selected by SEL1 & SEL0 of
EDSU register
Reflects the UART Transmit
channel number for HW-INT9
interrupt generation
UART Receive channel is
selected by SEL1 & SEL0 of
EDSU register
Reflects the UART Receive
channel number for HW-INT9
interrupt generation
Table 2-8: EDSU2
© Fujitsu Microelectronics Europe GmbH
- 15 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
3 Memory Patch Function Examples
EXAMPLES FOR THE MEMORY PATCH FUNCTION
3.1
Data Match on (Write) Access by CPU (Data Value Break)
In this example a global variable is watched by the Memory Patch Function via the address
of the variable. If a certain value is written to it, then INT9 interrupt is generated.
Main.c
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES.
*/
/*
(C) Fujitsu Microelectronics Europe GmbH
*/
/*---------------------------------------------------------------------------*/
__far unsigned int data_hit;
// Declared as __far for 24 bit addressing.
// If declared as __near, PFAHn must be set
// to 0x00.
void InitDataMatch (void)
{
// Set address
PFAL2 = (__far unsigned long) &data_hit & 0xFF;
PFAM2 = (__far unsigned long) &data_hit >> 8;
PFAH2 = (__far unsigned long) &data_hit >> 16;
// Set data to 0xAAAA
PFDL2 = 0xAA;
PFDH2 = 0xAA;
// Set mask to 0x0000
PFDL3 = 0x00;
PFDH3 = 0x00;
PFCS1 = 0x5614;
// Write, Word, Data, CPU, Interrupt
}
void main (void)
{
InitIrqLevels();
__set_il(7);
__EI();
// allow all levels
// globally enable interrupts
InitDataMatch();
EDSU = 0x80;
// enable EDSU for INT9
data_hit = 0x5555;
data_hit = 0xAAAA;
// no hit here
// hit here!
while(1);
}
__interrupt void INT9_ISR (void)
{
if (PFCS1 & 0x0001)
// Data match?
{
PFCS1 = 0x5614; // clear IRQ
// Do something ...
}
}
MCU-AN-300221-E-V12
- 16 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
vectors.c
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES.
*/
/*
(C) Fujitsu Microelectronics Europe GmbH
*/
/*---------------------------------------------------------------------------*/
. . .
/* ISR prototype */
__interrupt void INT9_ISR (void);
. . .
#pragma intvect INT9_ISR 9
/* HW-INT9 of 16-FX Series */
. . .
© Fujitsu Microelectronics Europe GmbH
- 17 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
3.2
Patch on Instruction Access (Instruction Break)
In this example the instruction code at a certain address is patched to INT9 (0x01), so that
this interrupt is generated. This mechanism can be used for break points during debug.
It should be noted that the address registers (PFAx) of the memory patch unit should always
be configured with an appropriate even address (i.e. word-aligned) even if the actual
address where the break needs to be set is an odd address. Also INT9 instruction code
(0x01) is programmed on the according byte position in the data register (PFDx) and the
other byte of the data registers needs to be configured with the original code at the
corresponding memory location.
This means if the instruction break needs to be set at a memory location 0xFE0183, then
the PFAx register needs to be configured with a value equal to 0xFE0182 and the PFDx
register higher byte (PFDHx) needs to be written with a value equal to 0x01 (op-code for
INT9 instruction) the PFDx register lower byte (PFDLx) needs to be written with original code
byte at memory location 0xFE0182.
MCU-AN-300221-E-V12
- 18 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
Main.c
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES.
*/
/*
(C) Fujitsu Microelectronics Europe GmbH
*/
/*---------------------------------------------------------------------------*/
extern __far unsigned long MATCH;
void InitAddressMatch (void)
{
unsigned long matchAddress;
__far unsigned int *matchPtr;
// if the address where break needs to be set is an odd address?
if (((__far unsigned long) &MATCH) % 2 == 1)
{
// get the word-aligned address
matchAddress = (__far unsigned long) &MATCH - 1;
// get the code word from word-aligned address
matchPtr = (__far unsigned int *) matchAddress;
// copy the lower byte of original code to PFDL register
PFDL0 = (unsigned char)(*matchPtr);
// 0x01 = INT9-Instruction
PFDH0 = 0x01;
}
else
// the address where break needs to be set is an even address
{
// get the word-aligned address
matchAddress = (__far unsigned long) &MATCH;
// get the code word from word-aligned address
matchPtr = (__far unsigned int *) matchAddress;
// 0x01 = INT9-Instruction
PFDL0 = 0x01;
// copy the higher byte of original code to PFDH register
PFDH0 = (unsigned char)(*matchPtr >> 8);
}
// Set appropriate address
PFAL0 = matchAddress & 0xFF;
PFAM0 = matchAddress >> 8;
PFAH0 = matchAddress >> 16;
PFCS0 = 0xBA10;
// Read, Byte, Word, Code, CPU, Patch
}
void main (void)
{
InitIrqLevels();
__set_il(7);
__EI();
InitDataMatch();
#pragma asm
NOP
NOP
_MATCH: NOP
NOP
NOP
#pragma endasm
// allow all levels
// globally enable interrupts
; Match address here -> patched to INT9
while(1);
}
__interrupt void INT9_ISR (void)
{
if (PFCS0 & 0x0001)
// Code address match?
{
PFCS0 = 0xBA10; // clear IRQ
// Do something ...
}
}
© Fujitsu Microelectronics Europe GmbH
- 19 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
vectors.c
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES.
*/
/*
(C) Fujitsu Microelectronics Europe GmbH
*/
/*---------------------------------------------------------------------------*/
. . .
/* ISR prototype */
__interrupt void INT9_ISR (void);
. . .
#pragma intvect INT9_ISR 9
/* INT9 of 16-FX Series */
. . .
MCU-AN-300221-E-V12
- 20 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
3.3
Communication Interface Interrupt configuration
In memory patch unit, USART communication interface’s receive and/or transmit interrupt is
able to trigger an INT9 exception to realize a break on request of this interface. The
communication device can be selected using SEL bits of EDSU register and also using the
EDSU2.
In this example, the INT9 generation on receive interrupt of USART channel 0 is enabled.
For the same the RIE bit of the SSR0 register also needs to be set. The interrupt vector
definition remains the same, but in the ISR the receive data register RDR0 needs to be read
to clear the RDRF flag of SSR0 register and also to clear RINT flag of EDSU register.
Main.c
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES.
*/
/*
(C) Fujitsu Microelectronics Europe GmbH
*/
/*---------------------------------------------------------------------------*/
void InitMemPatch (void)
{
. . .
EDSU = 0x82;
// enable INT9, communication interface – USART
// channel 0, INT9 generation on receive IRQ enabled
. . .
}
void InitUart0 (void)
{
PIER08_IE2 = 1;
DDR08_D2 = 0;
// Enable UART0 RX
// Enable UART0 RX
BGR0 = 1666;
SCR0 = 0x17;
// 9600 baud at 16MHz CLKP1
// 8 bit, clear reception errors, Tx & Rx enabled
SSR0_RIE = 1;
// Enable receive interrupt
SMR0 = 0x0D;
// Mode 0, Reset Counter, Reset UART, SOT0 enabled
}
__interrupt void INT9_ISR (void)
{
unsigned char rx_data;
. . .
rx_data = RDR0;
}
// read the received data to clear SSR0_RDRF &
// EDSU_RINT
. . .
© Fujitsu Microelectronics Europe GmbH
- 21 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
vectors.c
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES.
*/
/*
(C) Fujitsu Microelectronics Europe GmbH
*/
/*---------------------------------------------------------------------------*/
. . .
/* ISR prototype */
__interrupt void INT9_ISR (void);
. . .
#pragma intvect INT9_ISR 9
/* INT9 of 16-FX Series */
. . .
MCU-AN-300221-E-V12
- 22 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
3.4
Data Match on (Write) Access by DMA (Data Value Break)
In this example an element global array is watched by the Memory Patch Function via the
address of the variable. If it is written with any value, then HW-INT9 interrupt is generated.
Main.c
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES.
*/
/*
(C) Fujitsu Microelectronics Europe GmbH
*/
/*---------------------------------------------------------------------------*/
__far unsigned char data_hit[50];
// Declared as __far for 24 bit addressing.
// If declared as __near, PFAHn must be set
//
to 0x00.
void InitDataMatch (void)
{
// Set address
PFAL2 = (__far unsigned long) &data_hit[10] & 0xFF;
PFAM2 = (__far unsigned long) &data_hit[10] >> 8;
PFAH2 = (__far unsigned long) &data_hit[10] >> 16;
// Set mask to 0xFFFF, this ensures the break would happen once any value
// is written to the required memory location
PFDL3 = 0xFF;
PFDH3 = 0xFF;
PFCS1 = 0x6514;
// Write, Byte, Data, DMA, Interrupt
}
void InitUart0 (void)
{
PIER08_IE2 = 1;
DDR08_D2 = 0;
// Enable UART0 RX
// Enable UART0 RX
BGR0 = 1666;
SCR0 = 0x17;
// 9600 baud at 16MHz CLKP1
// 8 bit, clear reception errors, Tx & Rx enabled
ESIR0 = 0x01;
// Disable USART automatic interrupt clear,
// Clear TDRE and RDRF flags
SSR0_RIE = 1;
// Enable receive interrupt
SMR0 = 0x0D;
// Mode 0, Reset Counter, Reset UART, SOT0 enabled
}
void InitDma(void)
{
unsigned long temp;
DISEL0 = 79;
// UART0 receive interrupt number for MB9634x Series
DSR = 0x0000;
DER = 0x0001;
// Clear transfer end interrupt, if any
// DMA 0 enable
U
© Fujitsu Microelectronics Europe GmbH
- 23 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
Here the DMA is configured to transfer the data from receive buffer RDR0 of UART0 to the
array data_hit[] after every receive interrupt. Once the 10th byte is written to 10th element
data_hit[] array, the memory patch function identifies this write and then the INT9
interrupt is generated.
DCT0 = 0x0032;
// 50 Bytes
IOA0 = (unsigned int)&RDR0;
// Source
temp = (unsigned long)&data_hit; // Destination
BAPL0 = (unsigned char) temp;
temp >>= 8;
BAPM0 = (unsigned char) temp;
temp >>= 8;
BAPH0 = (unsigned char) temp;
V
DMACS0 = 0x10; // no IOA update, BAP update-Increment, byte transfer,
// IOA -> BAP
}
void main (void)
{
InitIrqLevels();
__set_il(7);
__EI();
// allow all levels
// globally enable interrupts
InitUart0();
InitDma();
InitDataMatch();
EDSU = 0x80;
// enable EDSU for INT9
while(1);
}
__interrupt void INT9_ISR (void)
{
if (PFCS1 & 0x0001)
// Data match?
{
PFCS1 = 0x5614; // clear IRQ
// Do something ...
}
}
__interrupt void UART0_RXISR (void)
{
DSR = 0x0000;
// Clear DMA end request
ESIR0_RDRF = 0;
// Clear RDRF flags
SCR0_CRE = 1;
// Clear all error flags
}
// Do something ...
MCU-AN-300221-E-V12
- 24 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
Chapter 3 Memory Patch Function Examples
vectors.c
/* THIS SAMPLE CODE IS PROVIDED AS IS AND IS SUBJECT TO ALTERATIONS. FUJITSU */
/* MICROELECTRONICS ACCEPTS NO RESPONSIBILITY OR LIABILITY FOR ANY ERRORS OR */
/* ELIGIBILITY FOR ANY PURPOSES.
*/
/*
(C) Fujitsu Microelectronics Europe GmbH
*/
/*---------------------------------------------------------------------------*/
void InitIrqLevels (void)
{
. . .
ICR = (79 << 8) | 2;
/* Priority Level 2 for UART0-Rx of MB9634x
Series */
. . .
}
/* ISR prototype */
__interrupt void INT9_ISR (void);
__interrupt void UART0_RXISR (void);
. . .
#pragma intvect INT9_ISR
#pragma intvect UART0_RXISR
. . .
© Fujitsu Microelectronics Europe GmbH
9
79
/* INT9 of MB96340 Series */
/* UART0-Rx of MB96340 Series */
- 25 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
Chapter 4 Additional Information
4 Additional Information
Information about FUJITSU Microcontrollers can be found on the following Internet page:
http://mcu.emea.fujitsu.com/
The software example related to this application note is:
96340_mempatch
96340_mempatch_dma
It can be found on the following Internet page:
http://mcu.emea.fujitsu.com/mcu_product/mcu_all_software.htm
MCU-AN-300221-E-V12
- 26 -
© Fujitsu Microelectronics Europe GmbH
MEMORY PATCH FUNCTION
List of Figures
List of Figures
Figure 2-1: Memory Patch Function block diagram ................................................................ 6
© Fujitsu Microelectronics Europe GmbH
- 27 -
MCU-AN-300221-E-V12
MEMORY PATCH FUNCTION
List of Tables
List of Tables
Table 2-1: PFCS ..................................................................................................................... 8
Table 2-2: PFAx, AM and AR................................................................................................... 9
Table 2-3: Channel Operation .............................................................................................. 10
Table 2-4: Types of Operation.............................................................................................. 11
Table 2-5: Match Detection Conditions – I............................................................................ 12
Table 2-6: Match Detection Conditions - II ........................................................................... 13
Table 2-7: EDSU ................................................................................................................... 14
Table 2-8: EDSU2 ................................................................................................................. 15
MCU-AN-300221-E-V12
- 28 -
© Fujitsu Microelectronics Europe GmbH