Ordering number : ENA2054A LV5725JA Bi-CMOS LSI Step-down Switching Regulator http://onsemi.com Overview The LV5725JA is a step-down voltage switching regulator. Functions • Wide input dynamic range: 4.5V to 50V. • Current mode type. • Built-in pulse-by-pulse OCP circuit: detection is on resistance of an external MOS. • Over current protection: HICCUP mode. • Thermal shutdown. • Load-independent soft start circuit • ON/OFF pin • Synchronous operation by external signal. • Power good pin • External voltage is usable when output voltage is high. Specifications Absolute Maximum Ratings at Ta = 25°C Parameter Supply voltage Symbol Conditions Ratings Unit VIN max Allowable pin voltage VIN, SW, OUT, PGOOD 55 V 55 V HDRV, CBOOT 61 V LDRV 6.0 V Between CBOOT to SW 6.0 V Between CBOOT to HDRV EN, ILIM VIN+0.3 V 1.0 V 6.0 V Between VIN to ILIM VDD SS, FB, COMP,RT, SYNC Allowable Power dissipation Pd max Operating temperature Topr Storage temperature Tstg Parameter Maximum junction temperature Symbol VDD+0.3 V 1.45 W -40 to +85 °C Mounted on a specified board. * -55 to +150 Conditions Ratings Tj max °C Unit 150 °C * Specified board : 58.0mm × 78.0mm × 1.6mm, fiberglass epoxy printed board. Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time. Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details. Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. Semiconductor Components Industries, LLC, 2013 August, 2013 53012 SY 20120523-S00001/50912 SY 20120327-S00002 No.A2054-1/8 LV5725JA Recommended Operating Range at Ta = 25°C Parameter Supply voltage range Symbol Conditions Ratings Unit VIN 4.5 to 50 Error amplifier input voltage VFB Oscillatory frequency FOSC V 0 to 1.6 V 50 to 500 kHz Electrical Characteristics at Ta = 25°C, VIN = 12V Parameter Symbol Conditions Ratings min typ Unit max Reference voltage block Internal reference voltage Vref Including offset of E/A 0.698 0.708 0.718 V 5V power supply VDD IOUT = 0 to 5mA 4.7 5.2 5.7 V 317 365 412 kHz Triangular waveform oscillator block Oscillation frequency FOSC RT= 56kΩ Frequency variation FOSC DV VIN = 4.5 to 50V Fold back detection voltage VOSC FB After power is supplied to SS, voltage is 1 % 0.5 V detected FB. Fold back oscillation frequency FOSC FB RT= 56kΩ, VFB = 0V 100 130 160 kHz ON/OFF circuit block IC start-up voltage VEN on Hysteresis of startup voltage VEN hys - 2.5 3.0 V 0.3 0.6 - V 4 5 6 Soft start circuit block Soft start source current ISS SC EN > 3.0V Soft start sink current ISS SK EN < 1V, VDD = 5V Soft start end voltage VSS END 0.7 0.9 1.1 UVLO voltage VUVLO 3.7 4.0 4.3 Hysteresis of UVLO VUVLO H 2 μA mA V UVLO circuit block 0.3 V V Error amplifier Input bias current IEA IN Error amplifier gain GEA Range of common-mode input voltage VEA R VIN = 4.5 to 50V Output sink current IEA OSK FB = 1.0V Output source current IEA OSC FB = 0V Current detection amplifier gain GISNS 1000 1400 0 100 nA 1800 μA/V 1.6 V -100 μA 100 μA 2.4 Over current limiter circuit block Reference current ILIM Over current detection comparator VLIM_OFS +10% μA -5 +5 mV VIN-0.45 VIN V -10% 20 offset voltage Range of over current detection VLIM_CM comparator common mode input PWM comparator Input threshold voltage Maximum ON duty Vt max Duty cycle = DMAX, SW = VIN Vt0 Duty cycle = 0%, SW = VIN DMAX 1.15 1.25 1.35 V 0.5 0.6 0.7 V 92 % Continued on next page. No.A2054-2/8 LV5725JA Continued from preceding page. Parameter Symbol Ratings Conditions min typ Unit max Power good Power good “L” sink current IPGL PGOOD = 5V 5 Power good “H” sink current IPGH PGOOD = 5V Power good voltage PGthresh When FB voltage rises Hysteresis of power good PGhys mA 1 0.612 μA V 12 mV Output block High side output ON resistance (upper) RONH_HIGH CBOOT – HDRV = -0.1V 12 Ω High side output ON resistance (lower) RONL_HIGH HDRV – SW = +0.1V 3.3 Ω Low side output ON resistance (upper) RONH_LOW VDD – LDRV = -0.1V 7.9 Ω Low side output ON resistance (lower) RONL_LOW LDRV – GND = +0.1V 3.8 Ω High side output ON current (upper) IONH_HIGH CBOOT – HDRV = -4.5V High side output ON current (lower) IONL_HIGH Low side output ON current (upper) IONH_LOW Low side output ON current (lower) 160 mA HDRV – SW = +4.5V 330 mA VDD – LDRV = -5.2V 190 mA IONL_LOW LDRV – GND = +5.2V 250 mA Standby current ICCS EN < 1V Average current consumption ICCA EN > 3.0V Entire device 1 2.5 μA mA Package Dimensions unit : mm (typ) 3178B 5.2 8 0.65 0.15 (1.3) 1.5max 0.22 0.1 (0.33) Allowable power dissipation, Pd max - W 6.4 0.5 1 Pd max -- Ta 2.0 9 4.4 16 Spesified bord:58.0×78.0×1.6mm3 glass epoxy 4-layer board. 1.5 1.45 1.0 0.75 0.5 0 --40 --20 0 20 40 60 8085 100 Ambient temperature, Ta - °C SANYO : SSOP16(225mil) No.A2054-3/8 LV5725JA Block Diagram VIN 13 5V REGULATOR OUT 10 REFERENCE VOLTAGE + OCP Comp ILIM 14 + 1.3V + - OCP 0.7V FB 16 + Current Amp 7 CBOOT HICCUP Comp 8 HDRV S Q R SD + + - 1.1V 0.5V SAW WAVE OSCILLATOR 0.9V SD VIN UVLO S Q R VIN SS/HICCUP 15 TSD fosc forcec 1/3 6 SW CONTROL Logic + PWM Comp 5V 11 VDD 9 LDRV Err Amp 12 GND COMP 1 + 0.612V shut down(SD) + FFOLD Amp 0.5V 4 PGOOD 5 EN 2 3 SYNC RT Sample application circuit C1 C7 R7 13 4 PGOOD VIN R5 C6 14 ILIM CBOOT 7 Q1 3 SYNC SYNC HDRV 8 5 EN ON/OFF C2 L VOUT SW 6 Q2 15 SS/HICCUP 1 COMP R2 C5 C8 C3 R6 R4 FB 16 C4 C9 C10 OUT 10 2 RT R1 D1 LDRV 9 GND 12 VDD 11 R3 C11 GND No.A2054-4/8 LV5725JA Pin Assignment COMP 1 16 FB RT 2 15 SS/HICCUP SYNC 3 14 ILIM PGOOD 4 LV5725JA 13 VIN 5 12 GND SW 6 11 VDD CBOOT 7 10 OUT EN 9 LDRV HDRV 8 Top view Pin Function Pin No. 1 Pin name Description COMP Error amplifier output pin. Make sure to connect a phase compensation network between COMP and GND. 2 RT Oscillating frequency setting pin. Make sure to connect a resistor between this pin and GND. 3 SYNC External synchronous signal input pin. 4 PGOOD Power good pin. 5 EN ON/OFF pin. 6 SW This pin is connected to switching node. Connect the source of Nch MOSFET to this pin. 7 CBOOT Bootstrap capacitor connected pin. This pin is used as gate driving power supply for external Nch MOSFET. Make sure to connect a capacitor between CBOOT and SW. 8 HDRV External upper MOSFET gate driving pin. External lower MOSFET gate driving pin. 9 LDRV 10 OUT Internal regulator power supply pin. This pin is connected to VOUT. 11 VDD Power supply pin for gate drive of the external lower MOS-FET. 12 GND Ground pin. GND pin voltage is the reference for each reference voltage. 13 VIN Power supply pin. This pin is monitored by UVLO function. When the voltage of this pin becomes higher than 4.3V by UVLO 14 ILIM Reference current pin for current detection. The inlet current of approx. 20μA flows into this pin. Connect a resistor externally function, the IC starts up and mode shifts to soft start operation. between this pin and VIN and when the voltage supplied to SW pin is lower than the pin voltage of this resistor, the upper Nch MOSFET is turned off by current limiter comparator. This operation is reset at every PWM pulse. 15 SS/HICCUP Capacitor connection pin for soft start. This pin enables to charge the soft start capacitor by 5μA. (approx) When this pin turns approx. 0.9V, soft start period ends and frequency fold back function is activated. 16 FB Error amplifier reverse input pin. Converter operates to set this pin to 0.708V. The output voltage divided by the external resistance is applied to this pin. After soft start, frequency fold back function operates when the voltage of this pin becomes 0.5V or lower. And oscillating frequency decreases together with FB voltage. No.A2054-5/8 LV5725JA I/O pin equivalent circuit chart Pin No. 1 Pin No. COMP Equivalent Circuit VDD 11 COMP 1 GND 12 2 RT VDD 11 RT 2 GND 12 3 SYNC VDD 11 SYNC 3 GND 12 4 PGOOD VDD 11 PGOOD 4 GND 12 5 EN VDD 11 EN 5 GND 12 6 SW CBOOT 7 VIN 13 SW 6 GND 12 Continued on next page. No.A2054-6/8 LV5725JA Continued from preceding page. Pin No. 7 Pin No. CBOOT Equivalent Circuit VDD 11 CBOOT 7 VIN 13 SW 6 8 LDRV CBOOT 7 HDRV 8 SW 6 GND 12 9 HDRV VDD 11 LDRV 9 GND 12 10 OUT VIN 13 OUT 10 VDD 11 GND 12 11 VDD VIN 13 VDD 11 GND 12 12, 13 GND, VIN VIN 13 1pF GND 12 14 ILIM VIN 13 ILIM 14 GND 12 Continued on next page. No.A2054-7/8 LV5725JA Continued from preceding page. Pin No. 15 Pin No. SS/HICCUP Equivalent Circuit VDD 11 SS/HICCUP 15 GND 12 16 FB VDD 11 FB 16 GND 12 ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PS No.A2054-8/8