LV8746V D

Ordering number : ENA1563A
LV8746V
Bi-CMOS IC
PWM Constant-Current Control
Stepper Motor Driver
http://onsemi.com
Overview
The LV8746V is a stepper motor driver corresponding to the Quarter-step excitation drive that the selection of CLK-IN
input and a parallel input is possible. It is ideally suited for driving stepper motors used in office equipment and
amusement applications.
Function
• PWM current control stepper motor driver incorporated.
• BiCDMOS process IC
• Low on resistance (upper side : 0.84Ω ; lower side : 0.7Ω ; total of upper and lower : 1.54Ω ; Ta = 25°C, IO = 1A)
• Excitation mode can be set to Full-step, Half-step Full torque, Half-step, or Quarter-step
• CLK-IN input and a parallel input can be selected.
• Motor current selectable in four steps
• Output short-circuit protection circuit (selectable from latch-type or auto-reset-type) incorporated
• Unusual condition warning output pins
• No control supply required
Specifications
Absolute Maximum Ratings at Ta = 25°C
Parameter
Supply voltage
Symbol
VM max
Conditions
Ratings
Unit
VM , VM1 , VM2
38
V
1.2
A
1
A
V
Output peak current
IO peak
tw ≤ 10ms, duty 20% , Per 1ch
Output current
IO max
Per 1ch
Logic input voltage
VIN
-0.3 to +6
EMO input voltage
Vemo
-0.3 to +6
V
Allowable power dissipation
Pd max
3.1
W
Operating temperature
Topr
-20 to +85
°C
Storage temperature
Tstg
-55 to +150
°C
*
* Specified circuit board : 90.0mm×90.0mm×1.6mm, glass epoxy 2-layer board, with backside mounting.
Caution 1) Absolute maximum ratings represent the value which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current,
high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating
Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
Allowable Operating Ratings at Ta = 25°C
Parameter
Symbol
Conditions
Ratings
Unit
Supply voltage range
VM
VM,VM1,VM2
9 to 35
V
Logic input voltage
VIN
ST,OE/I12,DM,MD1/I02,MD2/PH2,FR/I11,S
0 to 5.5
V
VREF input voltage range
VREF
0 to 3
V
TP/I01,RST/PH1,ATT1,ATT2
ORDERING INFORMATION
See detailed ordering and shipping information on page 24 of this data sheet.
Semiconductor Components Industries, LLC, 2013
July, 2013
72413NK 20130618-S00002/O1609SY No.A1563-1/24
LV8746V
Electrical Characteristics at Ta = 25°C, VM = 24V, VREF = 1.5V
Parameter
Symbol
Conditions
Ratings
min
typ
Unit
max
Standby mode current drain
IMst
ST = “L”, I(VM)+I(VM1)+I(VM2)
190
300
μA
Current drain
IM
ST = “H”, OE = “L”, with no load ,
3.3
5
mA
VREG5 output voltage
Vreg5
IO = -1mA
4.5
5
5.5
V
Thermal shutdown temperature
TSD
Design guarantee
150
180
210
°C
Thermal hysteresis width
ΔTSD
Design guarantee
I(VM)+I(VM1)+I(VM2)
°C
40
Motor driver
Output on resistance
Output leakage current
IO = 1A, Upper-side on resistance
0.84
1.1
IO = 1A, Lower-side on resistance
0.7
0.9
Ω
IOleak
VM=35V
50
μA
Diode forward voltage
VD
ID = -1A
Logic pin input current(ST)
IINL
VIN = 0.8V
IINH
Logic pin input current(Except ST)
Ω
Ronu
Rond
IINL
VIN = 5V
OE/I12,DM,MD1/I02,MD2/PH2,FR/I11,
STP/I01,RST/PH1,ATT1,ATT2,
VIN = 0.8V
1.0
1.3
V
3
8
15
μA
50
78
110
μA
3
8
15
μA
50
70
μA
IINH
VIN = 5V
30
2.0
5.5
V
0
0.8
V
0.31
V
Logic input
High
VINh
ST,OE/I12,DM,MD1/I02,MD2/PH2,FR/I11,S
voltage
Low
VINl
TP/I01,RST/PH1,ATT1,ATT2
Quarter step
Vtdac0_W
Step 0 (When initialized : channel 1
resolution
0.29
0.3
comparator level)
Vtdac1_W
Step 1 (Initial state+1)
0.29
0.3
0.31
V
Vtdac2_W
Step 2 (Initial state+2)
0.185
0.2
0.215
V
Vtdac3_W
Step 3 (Initial state+3)
0.09
0.1
0.11
V
Vtdac0_M
Step 0 (When initialized : channel 1
0.29
0.3
0.31
V
Vtdac2_M
Step 2 (Initial state+1)
0.185
0.2
0.215
V
Vtdac0_H
Step 0 (When initialized : channel 1
0.29
0.3
0.31
V
Vtdac2_H
Step 2 (Initial state+1)
0.29
0.3
0.31
V
Vtdac2_F
Step 2
0.29
0.3
0.31
V
Current setting comparator
Vtdac11
I01 = H , I11 = H
0.29
0.3
0.31
V
threshold voltage
Vtdac01
I01 = L , I11 = H
0.185
0.2
0.215
V
Vtdac10
I01 = H , I11 = L
0.09
0.1
0.11
V
Current setting comparator
Vtatt00
ATT1 = L, ATT2 = L
0.29
0.3
0.31
V
threshold voltage
Vtatt01
ATT1 = H, ATT2 = L
0.185
0.2
0.215
V
Vtatt10
ATT1 = L, ATT2 = H
0.135
0.15
0.165
V
Vtatt11
ATT1 = H, ATT2 = H
0.09
0.1
0.11
V
Chopping frequency
Fchop
Rchop = 20KΩ
45
62.5
75
VREF pin input current
Iref
VREF = 1.5V
Current setting
comparator
Half step
threshold
resolution
voltage
(CLK-IN input)
Half step
comparator level)
resolution
( Full torque)
Full step
comparator level)
resolution
(parallel input)
(current attenuation rate switching)
kHz
μA
-0.5
Charge pump
VG output voltage
VG
Rise time
tONG
VG = 0.1μF , Between CP1-CP2 0.1uF
28
Oscillator frequency
Fosc
Rchop = 20KΩ
EMO pin saturation voltage
Vsatemo
Iemo = 1mA
CEM pin charge current
Icem
Vcem = 0V
CEM pin threshold voltage
Vthcem
28.75
30
V
0.5
mS
ST = ”H”→VG = VM+4V
90
125
150
kHz
80
160
mV
7
10
13
μA
0.8
1.0
1.2
V
Output short-circuit protection
No.A1563-2/24
LV8746V
Package Dimensions
unit : mm (typ)
3333A
TOP VIEW
SIDE VIEW
BOTTOM VIEW
15.0
44
23
(3.5)
0.5
5.6
7.6
(4.7)
22
0.22
0.2
1.7 MAX
0.65
SIDE VIEW
0.05 (1.5)
1
(0.68)
4.0
3.10
3.0
2.20
2.0
SSOP44K(275mil)
Pd max - Ta
*1 With components mounted on the exposed die-pad board
*2 With no components mounted on the exposed die-pad board
Two-layer circuit board 1 *1
Two-layer circuit board 2 *2
1.61
1.14
1.0
0
0
20
40
60
80
100
No.A1563-3/24
LV8746V
Substrate Specifications (Substrate recommended for operation of LV8746V)
Size
: 90mm × 90mm × 1.6mm (two-layer substrate [2S0P])
Material
: Glass epoxy
Copper wiring density : L1 = 85% / L2 = 90%
L1 : Copper wiring pattern diagram
L2 : Copper wiring pattern diagram
Cautions
1) The data for the case with the Exposed Die-Pad substrate mounted shows the values when 90% or more of the
Exposed Die-Pad is wet.
2) For the set design, employ the derating design with sufficient margin.
Stresses to be derated include the voltage, current, junction temperature, power loss, and mechanical stresses such as
vibration, impact, and tension.
Accordingly, the design must ensure these stresses to be as low or small as possible.
The guideline for ordinary derating is shown below :
(1)Maximum value 80% or less for the voltage rating
(2)Maximum value 80% or less for the current rating
(3)Maximum value 80% or less for the temperature rating
3) After the set design, be sure to verify the design with the actual product.
Confirm the solder joint state and verify also the reliability of solder joint for the Exposed Die-Pad, etc.
Any void or deterioration, if observed in the solder joint of these parts, causes deteriorated thermal conduction,
possibly resulting in thermal destruction of IC.
No.A1563-4/24
LV8746V
Pin Assignment
VG 1
44 NC
VM 2
43 OUT1A
CP2 3
42 PGND1
CP1 4
41 NC
VREG5 5
40 NC
ATT2 6
39 NC
ATT1 7
38 VM1
EMO 8
37 NC
CEM 9
36 RF1
NC 10
35 NC
RCHOP 11
NC 12
34 OUT1B
LV8746V
RST/PH1 13
33 OUT2A
32 NC
STP/I01 14
31 RF2
FR/I11 15
30 NC
MD2/PH2 16
29 VM2
MD1/I02 17
28 NC
DM 18
27 NC
OE/I12 19
26 NC
ST 20
25 PGND2
VREF 21
24 OUT2B
GND 22
23 NC
Top view
No.A1563-5/24
PGND
VM
GND
VREF
VREG5
+
-
TSD
+
-
RCHOP
Oscillation
circuit
Regulator
ATT2
Attenuator
(4 levels
selectable)
ST ATT1
Charge pump
Output preamplifier stage
RF1
OUT B VM1
VM2 OUT2A
RF2
Current
selection
(W1-2/1-2/
1-2Full/2)
Current
selection
(W1-2/1-2
1-2Full/2)
FR/ FTP/ RST/ OE/ MD1/ MD2/ DM
I11 I01 PH1 I12 I02 PH2
+
Output control logic
OUT2B
+
OUT A
Output preamplifier stage
VG
Output preamplifier stage
CP1
Output preamplifier stage
CP2
CEM
EMO
LV8746V
Block Diagram
No.A1563-6/24
LV8746V
Pin Functions
Pin No.
Pin Name
Pin Functtion
6
ATT2
Motor holding current switching pin.
7
ATT1
Motor holding current switching pin.
13
RST/PH1
CLK-IN is input , RESET input pin /
Equivalent Circuit
Parallel is input , Channel 1
VREG5
forward/reverse rotation pin.
14
STP/I01
CLK-IN is input , STEP signal input pin /
Parallel is input , Channel 1 output
control input pin.
15
FR/I11
CLK-IN is input , forward/reverse signal
input pin / Parallel is input , Channel 1
output control input pin.
16
MD2/PH2
CLK-IN is input , Excitation mode
switching pin / Parallel is input , Channel
2 forward/reverse rotation pin.
17
MD1/I02
CLK-IN is input , Excitation mode
switching pin / Parallel is input , Channel
2 output control input pin.
18
DM
Drive mode switching pin.
19
OE/I12
CLK-IN is input , output enable signal
GND
input pin / Parallel is input , Channel 2
output control input pin.
20
ST
Chip enable pin.
VREG5
GND
24
OUT2B
Channel 2 OUTB output pin.
25
PGND2
Power system ground pin2.
42
PGND1
Power system ground pin1.
29
VM2
Channel 2 motor power supply
31
RF2
33
OUT2A
Channel 2 OUTA output pin.
34
OUT1B
Channel 1 OUTB output pin.
36
RF1
Channel 1 current-sense resistor
38
VM1
Channel 1 motor power supply pin.
43
OUT1A
Channel 1 OUTA output pin.
38
29
connection pin.
Channel 2 current-sense resistor
connection pin.
43 33
34 24
connection pin.
25 42
36
31
GND
Continued on next page.
No.A1563-7/24
LV8746V
Continued from preceding page.
Pin No.
Pin Name
Pin Functtion
1
VG
Charge pump capacitor connection pin.
2
VM
Motor power supply connection pin.
3
CP2
Charge pump capacitor connection pin.
4
CP1
Charge pump capacitor connection pin.
Equivalent Circuit
4
2
3
1
VREG5
100Ω
GND
21
VREF
Constant current control reference
voltage input pin.
VREG5
GND
5
VREG5
Internal power supply capacitor
connection pin.
VM
GND
8
EMO
Output short-circuit state warning output
pin.
VREG5
GND
Continued on next page.
No.A1563-8/24
LV8746V
Continued from preceding page.
Pin No.
9
Pin Name
CEM
Pin Functtion
Pin to connect the output short-circuit
state detection time setting capacitor.
Equivalent Circuit
VREG5
GND
11
RCHOP
Chopping frequency setting resistor
connection pin.
VREG5
GND
22
10,12
23,26
GND
NC
Ground.
No Connection
(No internal connection to the IC)
27,28
30,32
35,37
39,40
41,44
No.A1563-9/24
LV8746V
Description of operation
1.Input Pin Function
1-1) Chip enable function
This IC is switched between standby and operating mode by setting the ST pin. In standby mode, the IC is set to
power-save mode and all logic is reset. In addition, the internal regulator circuit and charge pump circuit do not
operate in standby mode.
ST
Mode
Internal regulator
Low or Open
Standby mode
Standby
Charge pump
Standby
High
Operating mode
Operating
Operating
1-2) Input control method switching pin function
The IC input control method is switched by setting the DM pin. The CLK-IN input control and the parallel input
control can be selected by setting the DM pin.
DM
Input control method
Low or Open
CLK-IN input control
High
Parallel input control
2. CLK-IN input control (DM = Low or Open)
2-1) STEP pin function
Input
Operating mode
ST
STP
Low
*
Standby mode
High
Excitation step proceeds
High
Excitation step is kept
2-2) Excitation mode setting function
MD1
MD2
Micro-step resolution
(Excitation mode)
Initial position
Channel 1
Channel 2
Low
Low
Full step (2 phase excitation)
100%
-100%
High
Low
Half step (1-2 phase excitation)
100%
0%
Full torque
Low
High
Half step (1-2 phase excitation)
100%
0%
High
High
Quarter step
100%
0%
(W1-2 phase excitation)\
This is the initial position of each excitation mode in the initial state after power-on and when the counter is reset.
2-3) Setting constant-current control reference voltage
ATT1
ATT2
Current setting reference voltage
Low
Low
VREF / 5 x 100%
High
Low
VREF / 5 x 67%
Low
High
VREF / 5 x 50%
High
High
VREF / 5 x 33%
The voltage input to the VREF pin can be switched to four-step settings depending on the statuses of the two inputs, ATT1 and ATT2. This is effective for reducing
power consumption when motor holding current is supplied.
Set current value calculation method.
The reference voltage is set by the voltage applied to the VREF pin and the two inputs ATT1 and ATT2. The output
current (output current at a constant-current drive current ratio of 100%) can be set from this reference voltage and the
RF resistance value.
IOUT = (VREF/5) ×(current attenuation ratio)/ RF resistance
Example : At VREF of 1.5V, a reference voltage setting of 100% [(ATT1, ATT2) = (L, L)] and an RF resistance of
0.47Ω, the output current is set as shown below.
IOUT = 1.5V/5 × 100%/0.47Ω = 0.64A
No.A1563-10/24
LV8746V
2-4) Input Timming
TstepH TstepL
STEP
Tdh
Tds
(md1 step) (step md1)
MD1
Tdh
Tds
(md2 step) (step md2)
MD2
Tdh
Tds
(fr step) (step fr)
FR
TstepH/TstepL : Clock H/L pulse width (min 500ns)
Tds : Data set-up time (min 500ns)
Tdh : Data hold time (min 500ns)
2-5) Blanking period
If, when exercising PWM constant-current chopping control over the motor current, the mode is switched from decay
to charge, the recovery current of the parasitic diode may flow to the current sensing resistance, causing noise to be
carried on the current sensing resistance pin, and this may result in erroneous detection. To prevent this erroneous
detection, a blanking period is provided to prevent the noise occurring during mode switching from being received.
During this period, the mode is not switched from charge to decay even if noise is carried on the current sensing
resistance pin. In the blanking time for this IC, it is fixed one sixteenth of chopping cycle.
2-6) Reset function
RST
Operating mode
Low
Normal operation
High
Reset state
RST
RESET
STEP
1ch output
0%
2ch output
Initial state
When the RST pin is set to High, the excitation position of the output is forcibly set to the initial state. When RST is
then set to Low, the excitation position is advanced by the next STEP input.
No.A1563-11/24
LV8746V
2-7) Output enable function
OE
Operating mode
Low
Output ON
High
Output OFF
OE
Power save mode
STEP
1ch output
0%
2ch output
Output is high-impedance
When the OE pin is set High, the output is forced OFF and goes to high impedance.
However, the internal logic circuits are operating, so the excitation position proceeds when the STEP signal is input.
Therefore, when OE is returned to Low, the output level conforms to the excitation position proceeded by the STEP
input.
2-8) Forward/reverse switching function
FR
Operating mode
Low
CW
High
CCW
FR
CW mode
CCW mode
CW mode
STEP
Excitation position
(1)
(2)
(3)
(4)
(5)
(6)
(5)
(4)
(3)
(4)
(5)
1ch output
2ch output
The internal D/A converter proceeds by one bit at the rising edge of the input STEP pulse.
In addition, CW and CCW mode are switched by setting the FR pin.
In CW mode, the channel 2 current phase is delayed by 90° relative to the channel 1 current.
In CCW mode, the channel 2 current phase is advanced by 90° relative to the channel 1 current.
No.A1563-12/24
LV8746V
2-9) Chopping frequency setting
For constant-current control, chopping operation is made with the frequency determined by the external resistor
The chopping frequency to be set with the resistance connected to the RCHOP pin (pin 11) is as shown below.
Chopping frequenccy setting(reference data)
100
Fchop(kHz)
80
60
40
20
0
25
15
35
45
55
2-10) Output current vector locus (one step is normalized to 90 degrees)
100.0
θ2 (Full-step/
Half-step
full torque)
θ4
Channel 1 phase current ratio (%)
θ3
66.7
θ2
33.3
θ1
θ0
0.0
0.0
33.3
66.7
100.0
Channel 2 current ratio (%)
Setting current ration in each micro-step mode
STEP
Quarter-step (%)
Channel 1
Half-step (%)
Channel 2
Channel 1
θ0
0
100
θ1
33.3
100
θ2
66.7
66.7
θ3
100
33.3
θ4
100
0
Half-step full torque (%)
Channel 2
Channel 1
Full-step (%)
Channel 2
Channel 1
0
100
0
100
66.7
66.7
100
100
100
0
100
0
100
Channel 2
100
No.A1563-13/24
LV8746V
2-11) Typical current waveform in each excitation mode
Full step (CW mode)
STEP
(%)
100
l1
0
-100
(%)
100
I2
0
-100
Half step Full torque (CW mode)
STEP
(%)
100
I1
0
-100
(%)
100
I2
0
-100
No.A1563-14/24
LV8746V
Half step (CW mode)
STEP
(%)
100
I1
0
-100
(%)
100
I2
0
-100
Quarter step (CW mode)
STEP
(%)
100
I1
0
-100
(%)
100
I2
0
-100
No.A1563-15/24
LV8746V
2-12) Current control operation specification
(Sine wave increasing direction)
STEP
Set current
Set current
Coil current
Forced CHARGE
section
fchop
Current mode CHARGE
SLOW
FAST
CHARGE
SLOW
FAST
(Sine wave decreasing direction)
STEP
Set current
Coil current
Forced CHARGE
section
Set current
fchop
Current mode CHARGE
SLOW
FAST
Forced CHARGE
section
FAST
CHARGE
SLOW
In each current mode, the operation sequence is as described below :
• At rise of chopping frequency, the CHARGE mode begins.(The section in which the CHARGE mode is forced
regardless of the magnitude of the coil current (ICOIL) and set current (IREF) exists for 1/16 of one chopping cycle.)
• The coil current (ICOIL) and set current (IREF) are compared in this forced CHARGE section.
When (ICOIL<IREF) state exists in the forced CHARGE section ;
CHARGE mode up to ICOIL ≥ IREF, then followed by changeover to the SLOW DECAY mode, and finally
by the FAST DECAY mode for the 1/16 portion of one chopping cycle.
When (ICOIL<IREF) state does not exist in the forced CHARGE section;
The FAST DECAY mode begins. The coil current is attenuated in the FAST DECAY mode till one cycle of
chopping is over.
Above operations are repeated. Normally, the SLOW (+FAST) DECAY mode continues in the sine wave increasing
direction, then entering the FAST DECAY mode till the current is attenuated to the set level and followed by the SLOW
DECAY mode.
No.A1563-16/24
LV8746V
3.Parallel input control (DM-High)
3-1) Parallel input control logic
I01(02)
I11(12)
Output current (IO)
Low
Low
0
High
Low
IO = ((VREF/5)/RF)×1/3
Low
High
IO = ((VREF/5)/RF)×2/3
High
High
IO = (VREF/5)/RF
PH1(2)
current direction
Low
OUTB → OUTA
High
OUTA → OUTB
3-2) Setting constant-current control reference voltage
The constant current control standard voltage setting function is the same specification as the CLK-IN input control.
3-3) Current control function
The current control function is the same use as the CLK-IN input control.
No.A1563-17/24
LV8746V
3-4) Typical current waveform in each excitation mode when stepping motor parallel input control
Full step (CW mode)
H
I01,I11
PH1
H
I02,I12
PH2
(%)
100
I1
0
-100
(%)
100
I2
0
-100
Half step full torque (CW mode)
I01
I11
PH1
I02
I12
PH2
(%)
100
l1
0
-100
(%)
100
l2
0
-100
No.A1563-18/24
LV8746V
Half step (CW mode)
I01
I11
PH1
I02
I12
PH2
(%)
100
I1
0
-100
(%)
100
I2
0
-100
Quarter step (CW mode)
I01
I11
PH1
I02
I12
PH2
(%)
100
I1
0
-100
(%)
100
I2
0
-100
No.A1563-19/24
LV8746V
4. Output short-circuit protection function
This IC incorporates an output short-circuit protection circuit that, when the output has been shorted by an event such
as shorting to power or shorting to ground, to prevent the thing that IC destroys, the output short-circuit protection
circuit that turns off the output is built into.
4-1) Protection function operation(Latch type)
The detection of the output short-circuited state by the IC causes the output short-circuit protection circuit to be
activated.
When the short-circuited state continues for the period of time set using the internal timer (1/4 of chopping cycle), the
output in which the short-circuiting has been detected is first set to OFF. After this, the output is set to ON again as
soon as the timer latch time (Tcem) described later has been exceeded, and if the short-circuited state is still detected,
all the outputs of the channel concerned are switched to the standby mode, and this state is held.
This state is released by setting ST to low.
Output ON
Output ON
H-bridge
output state
Output OFF
Standby state
Threshold voltage
1/4 of chopping
cycle
CEM voltage
Short-circuit
detection state
Short- Release
circuit
Short-circuit
Internal counter
1st counter
start
1st counter 1st counter
stop
start
1st counter
end
2nd counter
start
2nd counter
end
4-2) Unusual condition warning output pins (EMO)
IC is provided with the EMO pin which notifies the CPU of an unusual condition if the protection circuit operates by
detecting an unusual condition of the IC. This pin is of the open-drain output type and when an unusual condition is
detected, the EMO output is placed in the ON (EMO = Low) state.
Furthermore, the EMO pin is placed in the ON state when one of the following conditions occurs.
1. Shorting-to-power, shorting-to-ground, or shorting-to-load occurs at the output pin and the output short-circuit
protection circuit is activated.
2. The IC junction temperature rises and the thermal protection circuit is activated.
4-3) Timer latch time (Tcem)
The time taken for the output to be set to OFF when the output has been short-circuited can be set using capacitor
Ccem, connected between the CEM pin and GND. The value of capacitor Ccem is determined by the formula given
below.
Timer latch : Tcem
Tcem ≈ Ccem × Vtcem/Icem [sec]
Vtcem : Comparator threshold voltage, typ 1V
Icem : CEM pin charge current, typ 10μA
No.A1563-20/24
LV8746V
5. Charge Pump Circuit
When the ST pin is set High, the charge pump circuit operates and the VG pin voltage is boosted from the VM voltage
to the VM + VREG5 voltage. If the VG pin voltage is not boosted sufficiently, the output cannot be controlled, so be
sure to provide a wait time of tONG or more after setting the ST pin High before starting to drive the motor.
ST
VG pin voltage
VM+VREG5
VM+4V
VM
tONG
VG Pin Voltage Schematic View
6. Thermal shutdown function
The thermal shutdown circuit is included, and the output is turned off when junction temperature Tj exceeds 180 C
and the abnormal state warning output is turned on at the same time.
When the temperature falls hysteresis level, output is driven again (automatic restoration)
The thermal shutdown circuit doesn’t guarantee protection of the set and the destruction prevention of IC, because it
works at the temperature that is higher than rating (Tjmax=150°C ) of the junction temperature
TTSD = 180°C (typ)
ΔTSD = 40°C (typ)
No.A1563-21/24
LV8746V
Application Circuit Example
• Clock Inn mode application circuit
0.1μF
- +
10μF
0.1μF
0.1μF
logic
input
5V
100pF
1 VG
NC 44
2 VM
OUT1A 43
3 CP2
PGND1 42
4 CP1
NC 41
5 VREG5
NC 40
6 ATT2
NC 39
7 ATT1
VM1 38
8 EMO
NC 37
9 CEM
RF1 36
11 RCHOP
12 NC
13 RST/PH1
logic
input
LV8746V
10 NC
14 STP/IO1
15 FR/I11
16 MD2/PH2
logic
input
NC 35
OUT1B 34
OUT2A 33
NC 32
RF2 31
NC 30
VM2 29
17 MD1/IO2
NC 28
18 DM
NC 27
19 OE/I12
NC 26
20 ST
PGND2 25
21 VREF
OUT2B 24
22 GND
M
NC 23
The setting conditions for the above circuit diagram example are as follows :
• 2-phase excitation (MD1/I02 = Low, MD2/PH2 = Low)
• Reset function fixed to normal operation (RST = Low)
• Chopping frequency : 62.5kHz (RCHOP = 20kΩ)
ATT1
ATT2
Current setting reference voltage
Low
Low
VREF/5×100%
High
Low
VREF/5×67%
Low
High
VREF/5×50%
High
High
VREF/5×33%
The set current value is as follows :
IOUT = (VREF/5× Voltage setting ratio) / RF
Example ) When ATT=Low,ATT2=Low (VREF = 1.5V,RF=0.47Ω)
IOUT = (1.5V / 5 × 1 ) / 0.47Ω = 0.64A
No.A1563-22/24
LV8746V
• DC motor driver circuit (DM = High, and the current limit function is in use.)
0.1μF
- +
10μF
0.1μF
0.1μF
logic
input
5V
100pF
1 VG
NC 44
2 VM
OUT1A 43
3 CP2
PGND1 42
4 CP1
NC 41
5 VREG5
NC 40
6 ATT2
NC 39
7 ATT1
VM1 38
8 EMO
NC 37
9 CEM
RF1 36
11 RCHOP
12 NC
channel1
control
logic
input
13 RST/PH1
channel2
control
logic
input
16 MD2/PH2
logic
input
14 STP/IO1
LV8746V
10 NC
NC 35
OUT1B 34
OUT2A 33
M
NC 32
RF2 31
15 FR/I11
NC 30
VM2 29
17 MD1/IO2
NC 28
18 DM
NC 27
19 OE/I12
NC 26
20 ST
PGND2 25
21 VREF
OUT2B 24
22 GND
NC 23
The setting conditions for the above circuit diagram example are as follows :
• Chopping frequency : 62.5kHz (RCHOP = 20kΩ)
I01(02)
I11(12)
Output current (IO)
Low
Low
0
High
Low
IO = ((VREF/5) / RF) × 1/3
Low
High
IO = ((VREF/5) / RF) × 2/3
High
High
IO = (VREF/5) / RF
Example ) When ATT=Low,ATT2=Low,I01(02)=High,I11(12)=High (VREF = 1.5V,RF=0.47Ω)
IOUT = (1.5V / 5 × 1 ) / 0.47Ω = 0.64A
PH1(2)
Low
High
Electrical current direction
OUTB → OUTA
OUTA → OUTB
No.A1563-23/24
LV8746V
ORDERING INFORMATION
LV8746V-TLM-E
Device
Package
SSOP44K (275mil)
(Pb-Free)
LV8746V-MPB-E
SSOP44K (275mil)
(Pb-Free)
Shipping (Qty / Packing)
2000 / Tape & Reel
30 / Fan-Fold
ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number
of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at
www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no
warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the
application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental
damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual
performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical
experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use
as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in
which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for
any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors
harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or
death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the
part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PS No.A0000-24/24