NCP81151 VR12.5 Compatible Synchronous Buck MOSFET Driver The NCP81151 is a high performance dual MOSFET gate driver optimized to drive the gates of both high−side and low−side power MOSFETs in a synchronous buck converter. It can drive up to 3 nF load with a 25 ns propagation delay and 20 ns transition time. Adaptive anti−cross−conduction and power saving operation circuit can provide a low switching loss and high efficiency solution for notebook systems. The UVLO function guarantees the outputs are low when the supply voltage is low. Features • • • • • • • • • Faster Rise and Fall Times Adaptive Anti−Cross−Conduction Circuit Zero Cross Detection function Output Disable Control Turns Off Both MOSFETs Undervoltage Lockout Power Saving Operation Under Light Load Conditions Direct Interface to NCP6131 and Other Compatible PWM Controllers Thermally Enhanced Package These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant Typical Applications www.onsemi.com MARKING DIAGRAM 1 1 DFN8 CASE 506AA A3MG G A3 = Specific Device Code M = Date Code G = Pb−Free Package (Note: Microdot may be in either location) PINOUT DIAGRAM BST 1 PWM 2 EN 3 VCC 4 FLAG 9 8 DRVH 7 SW 6 GND 5 DRVL • Power Management Solutions for Notebook Systems ORDERING INFORMATION Device Package Shipping† NCP81151MNTAG DFN8 (Pb−Free) 3000 / Tape & Reel NCP81151MNTBG DFN8 (Pb−Free) 3000 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. © Semiconductor Components Industries, LLC, 2015 April, 2015 − Rev. 4 1 Publication Order Number: NCP81151/D NCP81151 BST VCC DRVH PWM Logic SW Anti−Cross Conduction VCC DRVL EN ZCD Detection UVLO Figure 1. Block Diagram PIN DESCRIPTIONS Pin No. Symbol Description 1 BST Floating bootstrap supply pin for high side gate driver. Connect the bootstrap capacitor between this pin and the SW pin. 2 PWM Control input. The PWM signal has three distinctive states: Low = Low Side FET Enabled, Mid = Diode Emulation Enabled, High = High Side FET Enabled. 3 EN Logic input. A logic high to enable the part and a logic low to disable the part. Three states logic input: EN = High to enable the gate driver; EN = Low to disable the driver; EN = Mid to go into diode mode (both high and low side gate drive signals are low) 4 VCC Power supply input. Connect a bypass capacitor (0.1 mF) from this pin to ground. 5 DRVL Low side gate drive output. Connect to the gate of low side MOSFET. 6 GND Bias and reference ground. All signals are referenced to this node. 7 SW 8 DRVH High side gate drive output. Connect to the gate of high side MOSFET. 9 FLAG Thermal flag. There is no electrical connection to the IC. Connect to ground plane. Switch node. Connect this pin to the source of the high side MOSFET and drain of the low side MOSFET. www.onsemi.com 2 NCP81151 APPLICATION CIRCUIT VIN 5V_POWER TP1 R164 R1 1.02 R143 0.0 TP4 PWM C4 0.027uF 0.0 NCP81151 TP3 BST HG PWM SW DRON EN GND VCC LG Q1 NTMFS4821N TP2 C2 4.7uF C3 4.7uF + CE9 390uF R142 0.0 VREG_SW1_HG TP5 L VREG_SW1_OUT TP6 VREG_SW1_LG VCCP 235nH TP7 Q9 NTMFS4851N Q10 NTMFS4851N R3 2.2 JP13_ETCH CSN11 PAD C5 1uF C1 4.7uF TP8 C6 2700pF JP14_ETCH CSP11 Figure 2. Application Circuit www.onsemi.com 3 NCP81151 ABSOLUTE MAXIMUM RATINGS ELECTRICAL INFORMATION Symbol Pin Name VMAX VMIN VCC Main Supply Voltage Input 6.5 V −0.3 V BST Bootstrap Supply Voltage 35 V wrt/ GND 40 V v 50 ns wrt/ GND 6.5 V wrt/ SW 7.7 V < 50 ns wrt/ SW −0.3 V wrt/SW SW Switching Node (Bootstrap Supply Return) 35 V 40 V v 50 ns −5 V −10 V (200 ns) DRVH High Side Driver Output BST + 0.3 V −0.3 V wrt/SW −2 V (< 200 ns) wrt/SW DRVL Low Side Driver Output VCC + 0.3 V −0.3 V DC −5 V (< 200 ns) PWM DRVH and DRVL Control Input 6.5 V −0.3 V Enable Pin 6.5 V −0.3 V 0V 0V EN GND Ground Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. *All signals referenced to AGND unless noted otherwise. THERMAL INFORMATION Symbol RqJA Parameter Thermal Characteristic QFN Package (Note 1) Value Unit 119 °C/W TJ Operating Junction Temperature Range (Note 2) −40 to 150 °C TA Operating Ambient Temperature Range −40 to +100 °C TSTG Maximum Storage Temperature Range −55 to +150 °C MSL Moisture Sensitivity Level − QFN Package 1 *The maximum package power dissipation must be observed. 1. 1 in2 Cu, 1 oz. thickness. 2. JESD 51−7 (1S2P Direct−Attach Method) with 1 LFM. www.onsemi.com 4 NCP81151 NCP81151 ELECTRICAL CHARACTERISTICS (−40°C < TA < +100°C; 4.5 V < VCC < 5.5 V, 4.5 V < BST−SWN < 5.5 V, 4.5 V < BST < 30 V, 0 V < SWN < 21 V, unless otherwise noted) Parameter Test Conditions Min Typ Max Unit 5.5 V SUPPLY VOLTAGE 4.5 VCC Operation Voltage UNDERVOLTAGE LOCKOUT VCC Start Threshold 3.8 4.35 4.5 V VCC UVLO Hysteresis 150 200 250 mV 20 mA SUPPLY CURRENT Shutdown Mode ICC + IBST, EN = GND 11 Normal Mode ICC + IBST, EN = 5 V, PWM = OSC 4.7 mA Standby Current ICC + IBST, EN = HIGH, PWM = LOW, No loading on DRVH & DRVL 0.9 mA Standby Current ICC + IBST, EN = HIGH, PWM = HIGH, No loading on DRVH & DRVL 1.1 mA BOOTSTRAP DIODE Forward Voltage VCC = 5 V, forward bias current = 2 mA 0.1 0.4 0.6 V PWM INPUT PWM Input High 3.4 PWM Mid−State 1.3 V 2.7 PWM Input Low 0.7 ZCD Blanking Timer 350 V V ns HIGH SIDE DRIVER Output Impedance, Sourcing Current VBST−VSW = 5 V 0.9 1.7 W Output Impedance, Sinking Current VBST−VSW = 5 V 0.7 1.7 W DRVH Rise Time trDRVH VCC = 5 V, 3 nF load, VBST−VSW = 5 V 16 25 ns DRVH Fall Time tfDRVH VCC = 5 V, 3 nF load, VBST−VSW =5 V 11 18 ns DRVH Turn−Off Propagation Delay tpdlDRVH CLOAD = 3 nF 10 30 ns DRVH Turn−On Propagation Delay tpdhDRVH CLOAD = 3 nF 10 40 ns SW Pulldown Resistance SW to PGND 45 kW DRVH Pulldown Resistance DRVH to SW, BST−SW = 0 V 45 kW LOW SIDE DRIVER Output Impedance, Sourcing Current 0.9 1.7 Output Impedance, Sinking Current 0.4 0.8 W DRVL Rise Time trDRVL CLOAD = 3 nF 16 25 ns DRVL Fall Time tfDRVL CLOAD = 3 nF 11 15 ns DRVL Turn−Off Propagation Delay tpdlDRVL CLOAD = 3 nF 10 30 ns DRVL Turn−On Propagation Delay tpdhDRVL CLOAD = 3 nF 5.0 25 ns DRVL Pulldown Resistance DRVL to PGND, VCC = PGND www.onsemi.com 5 45 W kW NCP81151 NCP81151 ELECTRICAL CHARACTERISTICS (−40°C < TA < +100°C; 4.5 V < VCC < 5.5 V, 4.5 V < BST−SWN < 5.5 V, 4.5 V < BST < 30 V, 0 V < SWN < 21 V, unless otherwise noted) Parameter Test Conditions Min Typ Max Unit EN INPUT Input Voltage High 3.3 Input Voltage Mid 1.35 V 1.8 Input Voltage Low Input bias current −1.0 Propagation Delay Time 20 V 0.6 V 1.0 mA 40 ns 20 mA SW NODE SW Node Leakage Current Zero Cross Detection Threshold Voltage −6.0 mV Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. www.onsemi.com 6 NCP81151 Table 1. DECODER TRUTH TABLE ZCD DRVL DRVH PWM High (Enable High) Input ZCD Reset Low High PWM Mid (Enable High) Positive Current Through the Inductor High Low PWM Mid (Enable High) Zero Current Through the Inductor Low Low PWM Low (Enable High) ZCD Reset High Low X Low Low Enable at Mid 1V 1V Figure 3. PWM DRVH−SW DRVL IL Figure 4. Timing Diagram www.onsemi.com 7 NCP81151 APPLICATION INFORMATION high after the tpdhDRVH delay. When PWM is set low, the driver will monitor the gate voltage of the high side MOSFET. When the DRVH−SWN voltage falls below the top gate drive threshold, DRVL will be set to high after the tpdhDRVL delay. The NCP81151 gate driver is a single phase MOSFET driver designed for driving N−channel MOSFETs in a synchronous buck converter topology. The NCP81151 is designed to work with ON Semiconductor’s NCP6131 multi−phase controller. This gate driver is optimized for notebook applications. Layout Guidelines The layout for a DC−DC converter is very important. The bootstrap and VCC bypass capacitors should be placed close to the driver IC. Connect the GND pin to a local ground plane. The ground plane can provide a good return path for gate drives and reduce the ground noise. The thermal slug should be tied to the ground plane for good heat dissipation. To minimize the ground loop for the low side MOSFET, the driver GND pin should be close to the low−side MOSFET source pin. The gate drive trace should be routed to minimize its length. The minimum width is 20 mils. Undervoltage Lockout DRVH and DRVL are held low until VCC reaches 4.5 V during startup. The PWM signal will control the gate status when VCC threshold is exceeded. Three−State EN Signal When EN is set to the mid state, both DRVH and DRVL are set low, to force diode mode operation. PWM Input and Zero Cross Detect (ZCD) The PWM input, along with EN and ZCD, control the state of DRVH and DRVL. When PWM is set high, DRVH will be set high after the adaptive non−overlap delay. When PWM is set low, DRVL will be set high after the adaptive non−overlap delay. When PWM is set to the mid state, DRVH will be set low, and after the adaptive non−overlap delay, DRVL will be set high. DRVL remains high during the ZCD blanking time. When the timer has expired, the SW pin will be monitored for zero cross detection. After the detection, DRVL will be set low. Gate Driver Power Loss Calculation The gate driver power loss consists of the gate drive loss and quiescent power loss. The equation below can be used to calculate the power dissipation of the gate driver. QGMF is the total gate charge for each main MOSFET and QGSF is the total gate charge for each synchronous MOSFET. P DRV + ƪ Adaptive Non−overlap Adaptive dead time control is used to avoid shoot−through damage of the power MOSFETs. When the PWM signal pulls high, DRVL will be set low and the driver will monitor the gate voltage of the low side MOSFET. When the DRVL voltage falls below the gate threshold, DRVH will be set to f SW 2 n ǒn MF Q GMF ) n SF ƫ Q GSFǓ ) I CC V CC (eq. 1) Also shown is the standby dissipation factor (ICC x VCC) of the driver. www.onsemi.com 8 NCP81151 PACKAGE DIMENSIONS DFN8 2x2 CASE 506AA ISSUE E D PIN ONE REFERENCE 2X 0.15 C 2X A B L1 ÇÇÇ ÇÇÇ 0.15 C DETAIL A E OPTIONAL CONSTRUCTIONS DIM A A1 A3 b D D2 E E2 e K L L1 ÉÉÉ ÉÉÉ EXPOSED Cu TOP VIEW A DETAIL B 0.10 C NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994 . 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20 MM FROM TERMINAL TIP. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. L L MOLD CMPD DETAIL B OPTIONAL CONSTRUCTION 0.08 C (A3) NOTE 4 SIDE VIEW DETAIL A A1 D2 1 4 C MILLIMETERS MIN MAX 0.80 1.00 0.00 0.05 0.20 REF 0.20 0.30 2.00 BSC 1.10 1.30 2.00 BSC 0.70 0.90 0.50 BSC 0.30 REF 0.25 0.35 −−− 0.10 SEATING PLANE RECOMMENDED SOLDERING FOOTPRINT* 8X L 1.30 PACKAGE OUTLINE 8X 0.50 E2 0.90 K 8 5 e/2 e 8X 2.30 b 1 0.10 C A B 0.05 C 8X NOTE 3 0.30 BOTTOM VIEW 0.50 PITCH DIMENSIONS: MILLIMETERS *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 www.onsemi.com 9 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NCP81151/D