AN9911: Cellular Applications

ISL5217 Cellular Applications
TM
A D VA N C E I N F O RM A T I O N
Application Note
May 2001
AN9911
Author: David McKinney
Introduction
The ISL5217 Quad Programmable Up-converter (QPUC)
efficiently filters and upconverts baseband data to
intermediate bandpass data utilizing from 1 to 4
programmable channels. Four channels can be
independently used for narrowband applications such as
IS-136, GSM, and EDGE, while 2, 3, or 4 channels can be
combined in wideband application such as IS-95,
CDMA-2000-1x, CDMA2000-3x MC and CDMA-2000-3x
DS, TD-SCDMA, and UMTS. The design of the ISL5217
allows one device to implement four narrowband channels,
two midwidth channels, or one wideband channel.
This application note describes the device configuration
examples for several air interface standards with the
information formatted for use with the ISL5217EVAL1
evaluation board and windows software.
samples to CLK/32 or 3.25MHz maximum. Lesser bit width
data, like 4 bit I and 4 bit Q can be input at CLK/8, or 13MHz
maximum.
INPUT DATA
ch0-Q, ch0-I, ch1-Q, ch1-I, ch2-Q, ch2-I,
ch3-Q, ch3-I, ch0-Q, ch0-I...
P<15:0>
DATA
FILE
A<6:0>
INPUT ADDRESSING CONTROLS
TARGET REGISTERS
CW01, CW00, CW21, CW20, CW41, CW40,
CW61, CW60, CW01, CW00
PARALLEL DATA INPUT
DATA
FILE
SAMPLE n, n+1, n+2...
SDA
DATA
FILE
SAMPLE n, n+1, n+2...
SDB
DATA
FILE
SAMPLE n, n+1, n+2...
SDC
DATA
FILE
SAMPLE n, n+1, n+2...
SDD
For All Examples
Input Data Format
The ISL5217EVAL1 evaluation board was designed to utilize
the QPUC serial data inputs as the primary input path. The
board contains a 128Kx32 RAM to support driving the input
data into the ISL5217 via the SDA-SDD serial data inputs.
Data samples are input into the device serially in order, with
sample n, followed by n+1....etc. The channel bit rate is the
device symbol rate (fS), which is the rate at which the I/Q
samples are input into the device.
The I/Q sample pairs can be input in parallel through µP
addressable registers or serially through 1 of 4 serial
interfaces SDA-SDD, as shown in Figure 1. To provide
increased flexibility for the user, many of the data input
parameters are programmable, including word bit length,
symbol rate, time slot values, and the data input flags. As
only the device parameters required for the configurations in
the examples are documented herein, please see the
ISL5217 data sheet for complete device programming
information.
The parallel mode allows the QPUC µP to write up to 16 bit I
and Q samples directly into the FIFO holding registers
through control words 0x1 and 0x0. The writing order is Q
first, followed by I, with each channel having independent I
and Q data control word locations. The µP can perform backto-back write accesses, but must maintain four fCLK periods
between accesses to the same address. This limits the
maximum µP write access rate for an I/ Q sample pair to
CLK/4 or a maximum of 26MHz.
The serial channels provide for transfer of the input data at
reduced rates, as each bit of serial data input requires a CLK
for latching. This effectively limits 16 bit I and 16 bit Q
1
DATA INPUT THROUGH 4 SERIAL INPUTS
DATA
FILE
ch0
TIME
SLOT
I 1-17
Q 18-33
ch1
TIME
SLOT
I 34-49
Q 50-65
ch2
ch3
TIME
TIME
SLOT
SLOT
I 66-81
I 98-113
Q 82-97 Q 114-129
SDA
ALTERNATIVE SERIAL DATA INPUT
FIGURE 1. SINGLE CHANNEL INPUT DATA FORMAT
Shaping Filter Requirements
The required number of shaping filter coefficients is
determined by the programmed Interpolation Phases (IP)
and the Data Span (DS), where:
# Coefficients = (DS)(IP)
(EQ. 1)
The interpolation phase determines the rate to compute a
polyphase output by selecting the appropriate timing from the
Sample Rate NCO to drive the shaping filter at 4x, 8x, or 16x
the input sample rate. The Data Span selects the number of
samples to convolve. Each convolution requires DS reference
clocks for each phase of the filter. An output is calculated (IP)
times for each input sample. To ensure sufficient processing
time for each output, the clock must be:
CLK > ( DS ) ( IP ) ( f S )
(EQ. 2)
Conversely, the input sample rate requires:
fS < ( CLK ) ⁄ [ ( IP ) ( DS ) ]
(EQ. 3)
Although the serial and parallel inputs can accommodate
3.25-13MHz and 26MHz data throughput, the shaping Finite
1-888-INTERSIL or 321-724-7143
| Intersil and Design is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2001, All Rights Reserved
Application Note 9911
Impulse Response (FIR) is programmable to x4, x8, or x16
interpolation phases with a selectable Data Span (DS) of
4-16. Selecting the minimum IP setting of 4 and DS setting of
4 yields a result from Equation 3 of a maximum data
throughput limitation of 6.5MHz, per channel, for the device.
Shaping Filter Coefficients
MASK values are expressed in HEXADECIMAL. Additional
insight on the command line window can be obtained by
using the forms to change bit fields and observing the
corresponding commands being echoed in the command
line window. Please see the evaluation board users manual
for detailed information.
The number of available FIR coefficients is 256 per channel per
individual I and Q filter. These memory coefficients can be
either 16-bit 2’s complement or 24-bit floating point format, and
can be segmented into two 128 location banks for switching
between filters by setting a single bit in a control word.
Coefficient Files *.coe or *.imp
Data Flow
Pattern Files *.pat or *.imp
Data flows through the device as shown in figure 2. Data
enters the shaping FIR/FM modulator at fS and exits at fS*
IP. The halfband filter interpolates by 2 to the fS*IP*2 rate, or
can be bypassed. Data enters the High Order Interpolation
(HOI) filter and can be integer or non-integer interpolated,
but always exits at the CLK rate. Please see the data sheet
for the muxed at 2x clock output rates and additional output
mode information.
The pattern file contains seven comment lines at the
beginning, which are ignored by the loader, with each line
thereafter containing two floating point numbers with values
that must be less than 1. The first number is for the I data,
and the second is for the Q data.
INPUT DATA
fS
FIR FILTER
FM MOD.
(DS)(IP)
CLOCKS REQUIRED
FS*(IP)
HALF FS*(IP)*2
BAND
HOI
FILTER
CLK
SAMPLE
NCO
fs<CLK/[(DS)(IP)] or CLK>(DS)(IP)(fs)
#COEFFICIENTS = (DS)(IP)
DS SELECTABLE 4-16
IP SELECTABLE x4, x8, x16
FIGURE 2. MULTIPLE CHANNEL INPUT DATA FORMAT
The shaping filter, halfband, and HOI filter combine to
produce an overall interpolation through the device of
CLK/fS .
File Formats
The evaluation board windows application program requires
several types of input files to configure and load data into the
board. Scripts are used to configure the evaluation board and
for programming sequential actions. Java scripts (*.js) and
Visual Basic scripts (*.vbs), created with any text editor, are
supported. Specific file formats are required for each type of
file, with examples provided in the evaluation software.
Configuration Files *.js or *.vbs
Configuration files contain the evaluation board form
contents in register command format. The header contains
the set-up information required for the loader, followed by the
reset commands and the software form registers output
commands. Device commands are Puc.Poke, Puc.peek,
setbits, clearbits, resetbits and modifybits. Evaluation board
hardware commands which do not directly affect the device
are Puc.Write and Puc.read. All ADDRESS, DATA, and
2
The coefficient files contain seven comment lines at the
beginning, which are ignored by the loader, with each line
thereafter containing one floating point coefficient per line.
The magnitude of each coefficient must be less than one.
Dynamic Configuration Files *.cfg
The dynamic configuration file contains seven comment lines
at the beginning, which are ignored by the loader, with each
line thereafter containing a device register address and
value for the 15 device configuration registers. When the
dynamic configuration is enabled, one of the eight sets of 15
registers is output during the TXENx low period.
Clock Rates
The CLK rates specified for the examples may vary from the
oscillator installed in the evaluation board position U6. The
evaluation boards are supplied with an 80MHz oscillator.
Please ensure that you remove the U6 oscillator and utilize
the J11 clock input SMA connector in order to support the
specific examples shown herein. Please see the reference
documents section of the AN9910 user’s software users
manual to obtain an evaluation board schematic and other
applicable documents.
Example Configurations
GSM
The device is configured in pre-filtered FM mode for
outputting four channels of GSM in continuous mode. The
16-bit I and 16-bit Q data is input through the serial channel
SDA input, and the symbol NCO is programmed to provide a
sample rate of fS = 270.833kHz. The shaping FIR is
programmed to interpolate by x16 with a dataspan of 5. The
filter frequency response is shown in Figure 3. The half band
filter is not enabled, the carrier phase is pre-loaded to zero
degrees, and the carrier frequencies are set to 4, 8,12, and
16MHz. The output mode is Cascade, with reCASout output
on IOUT<19:0> and imCASout output on QOUT<19:0>. The
analog performance of the device is shown in Figure 4,
utilizing the on-board HI5828 dual DAC, and the vector
analysis is shown in Figure 5. The stimulus file is 1022
samples of pseudo random gmsk data.
Application Note 9911
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 6. Enabling the halfband, the digital
performance is improved as shown in Figure 7.
TABLE 1. GSM CONFIGURATION
Clock Rate CLK =
80MHz
Sample Frequency fs =
270.833kHz
Configuration File:
GSM_only.js
Filter File:
gs5t16x.imp
Stimulus File:
gmskpnpc.imp
Dynamic Configuration File:
N/A
0
-20
MAGNITUDE (dB)
(dB)
MAGNITUDE
-40
FIGURE 5. VECTOR ANALYZER OUTPUT
-60
0
-80
-20
-100
-40
-120
-60
-140
-80
-160
0
0.5
1
1.5
2
2.5
3
3.5
4
-100
FREQUENCY (MHz)
FREQUENCY
(MHz)
FIGURE 3. SHAPING FILTER FREQUENCY RESPONSE
-120
-140
-160
-180
0
0.5
1
1.5
2
2.5
3
3.5
4
7
x 10
FIGURE 6. DIGITAL OUTPUT
0
-20
-40
-60
-80
-100
-120
-140
-160
FIGURE 4. ANALOG SPECTRUM
-180
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10
FIGURE 7. DIGITAL OUTPUT, HALFBAND ENABLED
3
7
Application Note 9911
GSM Burst Mode
The device is configured for outputting one channel of GSM in
burst mode. The 16-bit I and 16-bit Q data is input through the
serial channel SDA input, and the fixed integer divider (FID) is
enabled to provide an integer relationship of CLK/288 or fS =
270.833kHz rate. The shaping FIR is programmed to
interpolate by x16 with a dataspan of 6. The filter frequency
response is shown in Figure 8. The half band filter is not
enabled, the carrier phase is pre-loaded to zero degrees, and
the carrier frequency is set to 4MHz. The output mode is
Cascade, with reCASout output on IOUT<19:0> and
imCASout output on QOUT<19:0>. The analog performance
of the device is shown in Figure 9, utilizing the on-board
HI5828 dual DAC, and the vector analysis is shown in Figure
10. The stimulus file is 148 samples of pseudo random data
with a synchronization pattern included.
The dynamic configuration software mode is utilized with a
programed value of TXEN on =148.5 bits or 42768 clocks on
(148.5 * (1/270.8333e3) / (1/78e6)) and 8.25 bits or 2376
clocks off (8.25 * (1/270.8333e3) / (1/78e6)). These settings
allow the device to transmit 148 bits in the required on normal
burst period and to ramp up/down in the guard period. The
gain profile is enabled in this example with 192 gain profile
coefficients being utilized. The gain profile coefficients were
derived from the EDGE transmit filter profile with trailing full
scale bits added to extend the transmit on time.
FIGURE 9. ANALOG SPECTRUM
The peak shown in the analog spectrum is due to the pattern
loaded, the data does not present a pn spectral outline.
TABLE 2. GSM Burst Configuration
Clock Rate CLK =
78MHz
Sample Frequency fS =
270.833kHz
Configuration File:
GSM_Only.js
Filter File:
gs5t16xTest.imp
Stimulus File:
GSM_Only.imp
Dynamic Configuration File:
GSM_Only.imp
0
-20
MAGNITUDE (dB)
(dB)
MAGNITUDE
-40
-60
FIGURE 10. VECTOR ANALYZER OUTPUT
-80
-100
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 11. Enabling the halfband, the digital
performance is improved as shown in Figure 12.
-120
-140
-160
0
0.5
1
1.5
2
2.5
3
3.5
4
FREQUENCY (MHz)
FREQUENCY
(MHz)
FIGURE 8. SHAPING FILTER FREQ. RESPONSE
4
TXEN timing latency in the offset binary mode is shown in
Figure 13.
Application Note 9911
EDGE
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
-200
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10
7
The device is configured for QASK and outputting four
channels of EDGE in continuous mode. The 16-bit I and
16-bit Q data is input through the serial channel SDA-SDD
inputs, and the symbol NCO is programmed to provide a
sample rate of fS = 270.833kHz. The shaping FIR is
programmed to interpolate by x16 with a dataspan of 5. The
filter frequency response is shown in Figure 14. The half
band filter is not enabled, the carrier phase is pre-loaded to
zero degrees, and the carrier frequencies are set to 4, 8, 12,
and 16MHz. The output mode is Cascade, with reCASout
output on IOUT<19:0> and imCASout output on
QOUT<19:0>. The analog performance of the device is
shown in Figure 15, utilizing the on-board HI5828 dual DAC,
and the vector analysis is shown in Figure 16. The stimulus
file is 1022 samples of pseudo random 3/8pi 8psk data.
FIGURE 11. DIGITAL OUTPUT
TABLE 3. EDGE CONFIGURATION
0
-20
-40
-60
Clock Rate CLK =
80MHz
Sample Frequency fS =
270.833kHz
Configuration File:
EDGE.js
Filter File:
edget16x.imp
Stimulus File:
edgem6db.imp
Dynamic Configuration File:
N/A
-80
-100
-120
0
-140
-20
-160
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10
FIGURE 12. DIGITAL OUTPUT, HALFBAND ENABLED
7
MAGNITUDE (dB)
(dB)
MAGNITUDE
-40
-180
-60
-80
-100
-120
-140
-160
0
0.5
1
1.5
2
2.5
3
3.5
4
FREQUENCY (MHz)
FREQUENCY
(MHz)
FIGURE 14. SHAPING FILTER FREQ. RESPONSE
FIGURE 13. TXEN vs BURST TIMING (HALFBAND ON)
5
Application Note 9911
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 17. Enabling the halfband, the digital
performance is improved as shown in Figure 18.
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0
FIGURE 15. ANALOG SPECTRUM
0.5
1
1.5
2
2.5
3
3.5
4
x 10
7
FIGURE 18. DIGITAL OUTPUT, HALFBAND ENABLED
EDGE Burst Mode
The device is configured for outputting one channel of EDGE
in burst mode. The 16-bit I and 16-bit Q data is input through
the serial channel SDA input, and the fixed integer divider
(FID) is enabled to provide an integer relationship of
CLK/288 or fS = 270.833kHz rate. The shaping FIR is
programmed to interpolate by x16 with a dataspan of 6. The
filter frequency response is shown in Figure 19. The half
band filter is not enabled, the carrier phase is pre-loaded to
zero degrees, and the carrier frequency is set to 4MHz. The
output mode is Cascade, with reCASout output on
IOUT<19:0> and imCASout output on QOUT<19:0>. The
analog performance of the device is shown in Figure 20,
utilizing the on-board HI5828 dual DAC, and the vector
analysis is shown in Figure 21. The stimulus file is 148
samples of pseudo random QPSK data.
FIGURE 16. VECTOR ANALYZER OUTPUT
The dynamic configuration software mode is utilized with a
programed value of TXEN on =148.5 bits
(148.5 * (1/270.8333e3) / (1/78e6)) or 42768 clocks on and
8.25 bits (8.25 * (1/270.8333e3) / (1/78e6)) or 2376 clocks
off. These settings allow the device to transmit 148 bits in the
required on normal burst period and to ramp up/down in the
guard period. The gain profile is not enabled, with the EDGE
FIR coefficients providing the required pulse shaping.
0
-20
-40
-60
-80
-100
TABLE 4. EDGE BURST CONFIGURATION
-120
Clock Rate CLK =
78MHz
-140
Sample Frequency fs =
270.833kHz
-160
Configuration File:
EDGE_Only.js
Filter File:
edget16xTest.imp
Stimulus File:
EDGE_Only.imp
Dynamic Configuration File:
EDGE_Only.imp
-180
0
0.5
1
1.5
2
2.5
3
3.5
4
7
x 10
FIGURE 17. DIGITAL OUTPUT
6
MAGNITUDE
(dB)
MAGNITUDE (dB)
Application Note 9911
0
0
-20
-20
-40
-40
-60
-60
-80
-80
-100
-100
-120
-120
-140
-140
-160
-160
0
0.5
1
1.5
2
2.5
3
3.5
4
-180
FREQUENCY (MHz)
FREQUENCY
(MHz)
0
0.5
1
1.5
2
2.5
3
3.5
4
7
x 10
FIGURE 19. SHAPING FILTER FREQ. RESPONSE
FIGURE 22. DIGITAL OUTPUT
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 22. Enabling the halfband, the digital
performance is improved as shown in Figure 23.
TXEN timing latency in the offset binary mode is shown in
Figure 13, while 2’s complement timing is approximately 13.2µS.
0
-20
-40
-60
-80
-100
-120
-140
FIGURE 20. ANALOG SPECTRUM
-160
-180
0
0.5
1
1.5
2
2.5
3
3.5
4
7
x 10
FIGURE 23. DIGITAL OUTPUT, HALFBAND ENABLED
GSM/EDGE Overlay
FIGURE 21. VECTOR ANALYZER OUTPUT
7
The device is configured for one normal burst of pre-filtered
FM GSM followed by one normal burst of QASK EDGE with
different filters. The 16-bit I and 16-bit Q data is input through
the serial channel SDA input, and the fixed integer divider
(FID) is enabled to provide an integer relationship of
CLK/288 or fS = 270.833kHz rate. The shaping FIR is
programmed to interpolate by x16 with a dataspan of 6, with
the GSM filter coefficients preloaded in memory bank one
and the EDGE coefficients in bank two. The filters utilized
are the same as for the GSM or EDGE burst mode. The half
band filter is not enabled, the carrier phase is pre-loaded to
zero degrees, and the carrier frequency is set to 4MHz. The
output mode is Cascade, with reCASout output on
Application Note 9911
IOUT<19:0> and imCASout output on QOUT<19:0>. The
analog performance of the device is shown in Figure 25,
utilizing the on-board HI5828 dual DAC. Figures 26-34 show
various timing depictions for the overlaid burst. The stimulus
file is 148 samples of pseudo random GMSK data with a
synchronization pattern included followed by 148 patterns of
3/8pi 8psk pn data.
FIGURE 25. SPECTRUM GSM/EDGE
FIGURE 24. TXEN vs BURST TIMING (HALFBAND ON)
TABLE 5. GSM/EDGE OVERLAY CONFIGURATION
Clock Rate CLK =
78MHz
Sample Frequency fS =
270.833kHz
Configuration File:
GSM_EDGE.js
Filter File:
gs5t16xTest.imp, and
edget16xTest.imp
Stimulus File:
GSM_EDGE.imp
Dynamic Configuration File:
GSM_EDGE.cfg
FIGURE 26. TDMA FRAME GSM/EDGE
8
Application Note 9911
FIGURE 27. GSM FRAME TIMING
FIGURE 28. EDGE FRAME TIMING
9
FIGURE 29. EDGE RAMP UP TIMING
FIGURE 30. GSM RAMP UP TIMING
Application Note 9911
FIGURE 31. GSM QUENCH TIMING
FIGURE 33. EDGE TO GSM GUARD TIMING
FIGURE 34. GSM TO EDGE GUARD TIMING
FIGURE 32. EDGE QUENCH TIMING
10
Application Note 9911
TABLE 6. CDMA2000-1X CONFIGURATION
0
-20
Clock Rate CLK =
80MHz
-40
Sample Frequency fs =
1.2288MHz
Configuration File:
CDMA2000_1x.js
Filter File:
IS95CoefScaled.imp
Stimulus File:
qpskpn.imp
Dynamic Configuration File:
N/A
-60
-80
-100
-120
-140
0
-160
-20
-180
0.5
1
1.5
2
2.5
3
3.5
4
x 10
7
FIGURE 35. DIGITAL OUTPUT
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 35. Enabling the halfband, the digital
performance is improved as shown in Figure 36.
0
-40
MAGNITUDE
(dB)
MAGNITUDE (dB)
0
-60
-80
-100
-120
-20
-140
-40
-160
0
-60
0.5
1
1.5
2
2.5
3
3.5
4
4.5
FREQUENCY (MHz)
FREQUENCY
(MHz)
-80
FIGURE 37. SHAPING FILTER FREQ. RESPONSE
-100
-120
-140
-160
-180
-200
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10
7
FIGURE 36. DIGITAL OUTPUT WITH HALFBAND
CDMA2000-1x
The device is configured for QASK and outputting four
channels of CDMA in continuous mode with no phase
equalization. The 16-bit I and 16-bit Q data is input through
the serial channel SDA-SDD inputs, and the symbol NCO is
programmed to provide a sample rate of fS = 1.2288kHz.
The shaping FIR is programmed to interpolate by x4 with a
dataspan of 12. The filter frequency response is shown in
Figure 37. The half band filter is not enabled, the carrier
phase is pre-loaded to zero degrees, and the carrier
frequencies are set to 4, 8, 12, and 16MHz. The output
mode is Cascade, with reCASout output on IOUT<19:0> and
imCASout output on QOUT<19:0>. The analog performance
of the device is shown in Figure 38, utilizing the on-board
HI5828 dual DAC. The stimulus file is 511 samples of
pseudo random QPSK data.
11
FIGURE 38. ANALOG SPECTRUM
Application Note 9911
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 39. Enabling the halfband, the digital
performance is improved as shown in Figure 40.
0
-20
TABLE 7. CDMA2000-3X MC CONFIGURATION
-40
-60
-80
Clock Rate CLK =
61.44MHz
Sample Frequency fs =
1.2288MHz
Configuration File:
CDMA2000_3x_MC.js
Filter File:
IS95CoefScaled.imp
Stimulus File:
qpskpn.imp
Dynamic Configuration File:
N/A
-100
-120
-140
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10
0
7
-20
FIGURE 39. DIGITAL OUTPUT
MAGNITUDE (dB)
MAGNITUDE
(dB)
-40
0
-50
-60
-80
-100
-120
-140
-160
-100
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
FREQUENCY
(MHz)
FREQUENCY (MHz)
FIGURE 41. SHAPING FILTER FREQUENCY RESPONSE
-150
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10
7
FIGURE 40. DIGITAL OUTPUT, HALFBAND ENABLED
CDMA2000-3x MC
The device is configured for outputting three channels of
CDMA in continuous mode. The 16-bit I and 16-bit Q data is
input through the serial channel SDA-SDC inputs, and the
symbol NCO is programmed to provide a sample rate of
fS = 1.2288kHz. The shaping FIR is programmed to
interpolate by x4 with a dataspan of 12. The filter frequency
response is shown in Figure 41. The half band filter is not
enabled, the carrier phase is pre-loaded to zero degrees,
and the carrier frequencies are set to 4, 5.25, and 6.5MHz.
The output mode is Cascade, with reCASout output on
IOUT<19:0> and imCASout output on QOUT<19:0>. The
analog performance of the device is shown in Figure 42,
utilizing the on-board HI5828 dual DAC, and the vector
analysis is shown in Figure 43. The stimulus file is 511
samples of pseudo random QPSK data.
12
FIGURE 42. ANALOG SPECTRUM
Application Note 9911
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 43. Enabling the halfband, the digital
performance is improved as shown in Figure 44.
0
-20
-40
produce a single wideband channel. The filter frequency
response is shown in Figure 47. The half band filter is not
enabled, the carrier phase is pre-loaded to zero degrees,
and the carrier frequencies are set to 8MHz. The output
mode is Cascade, with reCASout output on IOUT<19:0> and
imCASout output on QOUT<19:0>. The analog performance
of the device is shown in Figure 48, utilizing the on-board
HI5828 dual DAC. The stimulus file is 511 samples of
pseudo random QPSK data.
TABLE 8. CDMA2000-3X DS CONFIGURATION
-60
Clock Rate CLK =
80MHz
Sample Frequency fs =
0.960MHz overall 3.84MHz
Configuration File:
CDMA2000_3x_DS.js
Filter File:
IS95CoefScaled0-3.imp
Stimulus File:
parsedqpskpn0-3.imp
Dynamic Configuration File:
N/A
-80
-100
-120
-140
0
0.5
1
1.5
2
2.5
3
3.5
x 10
7
FIGURE 43. DIGITAL OUTPUT
SAMPLE n, n+4, n+8...
0
SAMPLE n+1, n+5, n+9...
IS95
DATA
FILE
-50
SAMPLE n+2, n+6, n+10...
SAMPLE n+3, n+7, n+11...
-100
DATA
FILE
1
DATA
FILE
2
DATA
FILE
3
DATA
FILE
4
SDA
SDB
SDC
SDD
DATA RE-FORMATTED INTO 4 SERIAL DATA INPUTS
-150
0
0.5
1
1.5
2
2.5
3
n
3.5
x 10
7
FIGURE 44. DIGITAL OUTPUT, HALFBAND ENABLED
CDMA-2000-3x DS
IS95
DATA
FILE
TIME
SLOT
I 1-17
Q 18-33
SAMPLE
n+1
n+2
TIME
SLOT
I 34-49
Q 50-65
TIME
SLOT
I 66-81
Q 82-97
n+3
TIME
SLOT
I 98-113
Q 114-129
SDA
ALTERNATIVE SERIAL SINGLE DATA INPUT CHANNEL
The device is configured for outputting one channel of CDMA
in continuous mode. The 16-bit I and 16-bit Q data is input
through the serial channel SDA-SDD inputs, and the symbol
NCO is programmed to provide a sample rate of
fS = 960kHz. All four channels of the device are utilized in
polyphase mode to create this wideband channel. The serial
input samples are parsed into four inputs, with each channel
receiving every fourth input, as shown in Figure 45. The
shaping FIR is programmed to interpolate by x16 with a
dataspan of 4, with the filters loaded in a time shifted
configuration as shown in Figure 46. The coefficient location
shift in the filters allows for the polyphased outputs from
each channel to be re-combined in the summer to effectively
13
IS95
DATA
FILE
P<15:0>
INPUT DATA
SAMPLE n, n+1, n+2, n+3, n+4...
A<6:0>
INPUT ADDRESSING CONTROLS
TARGET CHANNEL
ch0, ch1, ch2, ch3, ch0...
ALTERNATIVE PARALLEL DATA INPUT CHANNEL
FIGURE 45. MULITPLE CHANNEL INPUT DATA FORMAT
Application Note 9911
0.6
0.5
0.4
0.3
CHANNEL 0
(NO SHIFT)
0.2
0.1
9
13
17
21
25
29
33
37
41
45
49
53
57
61
13
17
21
25
29
33
37
41
45
49
53
57
61
5
5
9
1
1
0
-0.1
-0.2
0.6
0.5
0.4
0.3
CHANNEL 1
(SHIFTED 4)
0.2
0.1
0
-0.1
-0.2
0.6
FIGURE 48. ANALOG SPECTRUM
0.5
0.4
0.3
CHANNEL 2
(SHIFTED 8)
0.2
0
0.1
61
57
53
49
45
41
37
33
29
25
21
17
13
9
5
1
0
-20
-0.1
-0.2
-40
0.6
0.5
0.4
CHANNEL 3
(SHIFTED 12)
-60
0.3
0.2
-80
0.1
61
57
53
49
45
41
37
33
29
25
21
17
13
9
5
1
0
-0.1
-100
-0.2
-120
FIGURE 46. FILTER ALIGNMENT
-140
0
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10
-20
7
FIGURE 49. DIGITAL OUTPUT
MAGNITUDE
(dB)
MAGNITUDE (dB)
-40
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 49. Enabling the halfband, the digital
performance is improved as shown in Figure 50.
-60
-80
-100
-120
-140
-160
0
10
20
30
40
50
FREQUENCY (MHz)
FREQUENCY
(MHz)
FIGURE 47. SHAPING FILTER FREQ. RESPONSE
14
60
Application Note 9911
0
0
-20
MAGNITUDE (dB)
MAGNITUDE
(dB)
-40
-50
-100
-60
-80
-100
-120
-140
-160
-150
0
0.5
1
1.5
2
2.5
3
3.5
4
x 10
7
FIGURE 50. DIGITAL OUTPUT, HALFBAND ENABLED
0
5
10
FREQUENCY (MHz)
FREQUENCY
(MHz)
FIGURE 51. SHAPING FILTER FREQ. RESPONSE
UMTS
The device is configured for outputting one channel of UMTS
in continuous mode. The 12-bit I and 12-bit Q data is input
through the serial channel SDA-SDD inputs, and the symbol
NCO is programmed to provide a sample rate of
fS = 960kHz. All four channels of the device are utilized in
polyphase mode to create this wideband channel. The serial
input samples are parsed into four inputs, with each channel
receiving every fourth input, as shown in Figure 51. The
shaping FIR is programmed to interpolate by x16 with a
dataspan of 4, with the filters loaded in a time shifted
configuration as shown in Figure 52. The coefficient location
shift in the filters allows for the polyphased outputs from
each channel to be re-combined in the summer to effectively
produce a single wideband channel. The filter frequency
response is shown in Figure 53. The half band filter is not
enabled, the carrier phase is pre-loaded to zero degrees,
and the carrier frequencies are set to 7.3424MHz. The
output mode is Cascade, with reCASout output on
IOUT<19:0> and imCASout output on QOUT<19:0>. The
analog performance of the device is shown in Figure 54,
utilizing the on-board HI5828 dual DAC. The stimulus file is
511 samples of pseudo random QPSK data..
TABLE 9. UMTS CONFIGURATION
Clock Rate CLK =
61.44MHz
Sample Frequency fS =
0.960MHz overall 3.84MHz
Configuration File:
UMTS.js
Filter File:
UMTS0-3.imp
Stimulus File:
parsedqpskpn0-3.imp
Dynamic Configuration File:
N/A
15
FIGURE 52. ANALOG SPECTRUM
15
Application Note 9911
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 51. Enabling the halfband, the digital
performance is improved as shown in Figure 51.
0
-20
band filter is not enabled, the carrier phase is pre-loaded to
zero degrees, and the carrier frequencies are set to 5 and
12MHz. The output mode is Cascade, with reCASout output
on IOUT<19:0> and imCASout output on QOUT<19:0>. The
analog performance of the device is shown in Figure 58,
utilizing the on-board HI5828 dual DAC. The stimulus file is
511 samples of pseudo random QPSK data..
-40
TABLE 10. UMTS CONFIGURATION
-60
-80
-100
Clock Rate CLK =
92.16MHz
Sample Frequency fS =
1.92MHz overall 3.84MHz
Configuration File:
UMTS2.js
-120
Filter File:
UMTS_44t0-1.imp
-140
Stimulus File:
2parsedqpskpn0-1.imp
-160
Dynamic Configuration File:
N/A
-180
0
0.5
1
1.5
2
2.5
3
3.5
x 10
7
DATA
FILE
1
SAMPLE n, n+2, n+4...
FIGURE 53. DIGITAL OUTPUT
DATA
FILE
0
DATA
FILE
2
SAMPLE n+1, n+3, n+5...
-20
-40
SDB
SAMPLE n, n+2, n+4...
DATA
FILE
1
SDC
SAMPLE n+1, n+3, n+5...
DATA
FILE
2
SDD
-60
DATA
FILE
-80
SDA
-100
DATA RE-FORMATTED INTO 4 SERIAL DATA INPUTS
-120
FIGURE 55. MULITPLE CHANNEL INPUT DATA FORMAT
-140
0.6
-160
0.5
1.5
2
2.5
3
3.5
x 10
0.4
7
FIGURE 54. DIGITAL OUTPUT, HALFBAND ENABLED
CHANNELS 0 AND 2
(NO SHIFT)
0.3
0.2
0.1
UMTS-Two Channels
16
9
13
17
21
25
29
33
37
41
45
49
53
57
61
13
17
21
25
29
33
37
41
45
49
53
57
61
5
9
0
The device is configured for outputting two channel of UMTS
in continuous mode. The 12-bit I and 12-bit Q data is input
through the serial channel SDA-SDD inputs, and the symbol
NCO is programmed to provide a sample rate of
fS = 1.92MHz. All four channels of the device are utilized by
combining 2 channels in polyphase mode to create each of
the two wideband channels. The serial input samples are
parsed into two inputs, with each channel receiving every
second input, as shown in Figure 55. The shaping FIR is
programmed to interpolate by x8 with a dataspan of 6, with
the filters loaded in a time shifted configuration as shown in
Figure 56. The coefficient location shift in the filters allows for
the polyphased outputs from each channel to be recombined
in the summer to effectively produce a wideband channel.
The filter frequency response is shown in Figure 57. The half
1
1
5
0.5
1
0
-0.1
-0.2
0.6
0.5
0.4
CHANNELS 1 AND 3
(SHIFTED 4)
0.3
0.2
0.1
0
-0.1
-0.2
FIGURE 56. FILTER ALIGNMENT
Application Note 9911
0
0
-20
MAGNITUDE
(dB)
MAGNITUDE (dB)
-40
-50
-60
-80
-100
-100
-120
-140
-150
-160
0
5
10
0
15
0.5
1
1.5
2
2.5
3
3.5
4
4.5
FREQUENCY
(MHz)
FREQUENCY (MHz)
5
x 10
7
FIGURE 59. DIGITAL OUTPUT
FIGURE 57. SHAPING FILTER FREQ. RESPONSE
The digital data was collected utilizing a 32K FFT with the
results shown in Figure 58. Enabling the halfband, the digital
performance is improved as shown in Figure 59.
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
x 10
FIGURE 58. ANALOG SPECTRUM
7
FIGURE 60. DIGITAL OUTPUT, HALFBAND ENABLED
All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at website www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.
Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No
license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web sit ewww.intersil.com
Sales Office Headquarters
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05
NORTH AMERICA
Intersil Corporation
2401 Palm Bay Road
Palm Bay, FL 32905
TEL: (321) 724-7000
FAX: (321) 724-7240
17
ASIA
Intersil Ltd.
8F-2, 96, Sec. 1, Chien-kuo North,
Taipei, Taiwan 104
Republic of China
TEL: 886-2-2515-8508
FAX: 886-2-2515-8369