DATASHEET

UCT
TE PROD CEMENT
OBSOLE
P
D RE LA enter at
MMENDE
O
ort C
C
E
R
NO
ical Supp rsil.com/tsc
n
h
c
e
T
r
u
te
contact o ERSIL or www.in
T
N
-I
8
8
-8
1
Wide Optical Spectrum Laser Power Monitor IC
ISL58327
Features
The ISL58327 photo sensor IC has a wide optical spectral
sensitivity from 400nm to 1000nm. It is good for multiple light
source applications, such as laser based projectors. The
ISL58327 has two banks of three sets of gain registers. For a
Pico-Projector application, the two banks of gain registers can be
used to monitor the bias level and peak level of each wavelength.
Bank switching is done by applying a TTL compatible logic signal
to the HL pin. The three sets of gain registers can be used to
adjust optical-to-electrical conversion gain for each RED, GREEN,
and BLUE laser or any wavelength in a spectral range for
application. The ISL58327 is a single die device that has a photo
detector of 0.7mm diameter in the center of the die. The photo
current signal is amplified through the TIA, fine gain amplifier,
and the output drivers to convert from current to voltage. The
output of ISL58327 can be configured to be either differential or
single-ended. Gain changing according to each wavelength is
done through the I2C serial interface. Registers can be updated
in real time while the device is in operation.
• High Sensitivity from 400nm to 1000nm with Patented
Technology for Improved Blue Photo Response
The ISL58327 operates from a single +5V supply. It is available
in a space-saving 9-ball glass top BGA package.
• Differential Voltage Output or Single-Ended Output
• Internal Output Reference or External Output Reference
• Serial Interface for Gain Calibration
• Fast Settling Time < 20ns
• Wide Signal Bandwidth > 80MHz
• Wide Signal Gain Dynamic Range > 20dB
• Low Power Consumption
• Low Output Offset < 50mV
• Small 9-Ball Optical Chip Scale Package (OCSP) (3mmx3mm)
• I2C Serial Interface
Applications
• Optical Power Monitoring
• Laser Based Pico-Projectors or Projection TV
• Laser Auto Power Control for Laser Based Application
• White Balance for LED Based LCoS and DLP Pico Projectors
Related Literature
• See TB478 “PCB Assembly Guidelines for Shell-Op 3D
Package”
ITO
DRIVER
VIDEO
FRONT END
VIDEO
PROCESSOR
POWER CONVERTER
DIGITAL CIRCUITS
5.0V
LCOS
DRIVER
LCOS PANELS
AND
OEIC
ISL58327
OPTIC
FEEDBACK
3.3V
MCU
2.5V
LASER DIODE
DRIVER
1.8V
DC/DC
LASER
DIODE
1.2V
FIGURE 1. APPLICATION BLOCK DIAGRAM
July 29, 2013
FN6577.2
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2011-2013. All Rights Reserved
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners.
ISL58327
Block Diagram
+5.0V
VDD
1
HL
BLUE GAIN HI (12bits)
Reg 0x12[7:0] +Reg 0x11[7:4]
1
RED GAIN LO (12bits)
Reg 0x16[7:0] +Reg 0x14[3:0]
GREEN GAIN HI (12bits)
Reg 0x18[7:0] +Reg 0x17[7:4]
1
7
6
5
4
3
2
1
0
1
7
tia_l
7
6
5
4
3
2
1
0
SLOWTAIL_ GRN
chip_en
tia_h
7
6
5
4
3
2
1
0
SLOWTAIL_BLU 0x1E
7
6
5
4
3
2
1
0
RED GAIN HI (12bits)
Reg 0x15[7:0] +Reg 0x14[7:4]
0
select
SLOWTAIL_RED
TIA_GAIN 0x1Ch
CONTROL 0x10h
h/l
7
7
LATCH
0
GREEN GAIN LO (12bits)
Reg 0x19[7:0] +Reg 0x17[3:0]
0
0x10-5
1
0
0
0x10-4
x
1
0
GND
BLUE GAIN LO (12bits)
Reg 0x13[7:0] +Reg 0x11[3:0]
0
7
6
5
4
3
2
1
0
0.1µF
12
BLU
RED
GRN
12
12
LATCH
select
2
TIA GAIN
CONTROL
SLOW TAIL
CONTROL
GAIN
CONTROL
+
OUTP
-
SLOW TAIL
+
IV AMP
-
OUTN
+
GND
VREF
+
10k
0.1µF
SDA
GND
SCL
A0
POWER &
CONTROL
SERIAL
INTERFACE
2
REFERENCE
FN6577.2
July 29, 2013
ISL58327
Pin Configuration
ISL58327
(9 BALL OCSP)
TOP VIEW
1
2
3
SDA
SCL
A0
VREF
HL
VSS
OUTP
OUTN
VDD
A
PD
B
C
Pin Descriptions
PIN NUMBER
PIN NAME
TYPE
DESCRIPTION
I2C
A1
SDA
Digital I/O
B1
VREF
Analog Input
C1
OUTP
Analog Output
A2
SCL
Digital Input
Serial interface clock
B2
HL
Digital Input
HIGH/LOW gain mode selection, H = High gain, L = Low Gain.
Use in conjunction with Reg 0x10 bit 7.
* For hard switching, Reg 0x10 bit 7 must be set to 1.
* For soft switching, this pin must be High.
C2
OUTN
Analog Output
A3
A0
Digital Input
B3
VSS
Power
GND
C3
VDD
Power
+5.0V supply
-
PD
Optical input
Photo diode
interface data, bi-directional
Reference voltage input
Positive swing analog output
Negative swing analog output
I2C address A0; internally pulled down.
Ordering Information
PACKAGE
Tape & Reel
(Pb-free)
PART NUMBER
(Notes 1, 2, 3, 4)
PKG.
DWG. #
ISL58327CIZ-T7
9 Ball OCSP
S3x3.9
ISL58327CIZ-T7A
9 Ball OCSP
S3x3.9
NOTES:
1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free WLCSP and BGA packaged products employ special Pb-free material sets; molding compounds/die attach materials and
SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free
WLCSP and BGA packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
3. Please refer to TB478 for solder profile.
4. For Moisture Sensitivity Level (MSL), please see device information page for ISL58327. For more information on MSL please see tech brief TB363.
3
FN6577.2
July 29, 2013
ISL58327
Absolute Maximum Ratings
Thermal Information
Supply Voltage (+5.0V to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6.0V
Maximum CMOS Input/Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5V
Maximum Output Voltage . . . . . . . . . . . . . . . . . . . . VSS - 0.3 to VDD + 0.3
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7). . . . . . . . . . . . . . . . . .2kV
Machine Model (Per EIAJ ED-4701 Method C-111) . . . . . . . . . . . . . 200V
Latch Up (Tested per JESD-78; Class II; Level A). . . . . . . . . . . . . . . . 100mA
Thermal Resistance (Typical, Note 5)
JA (°C/W)
9 Ld OCSP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
125
Storage Temperature Range. . . . . . . . . . . . . . . . . . . . . . . .-25°C to +125°C
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250°C
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTE:
5. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
Electrical Specifications
PARAMETER
VDD = 5.0V, TA = +25°C unless otherwise specified.
DESCRIPTION
CONDITIONS
MIN
(Note 6)
TYP
MAX
(Note 6)
UNIT
4.5
5.0
5.5
V
VDD
Supply Voltage
TA
Ambient Temperature
0
25
85
°C
TDIE
Die Temperature
0
50
125
°C
TYP
MAX
(Note 6)
UNIT
20
25
mA
600
µA
+50
mV
DC Electrical Specifications
PARAMETER
VDD = 5.0V, TA = +25°C unless otherwise specified.
DESCRIPTION
CONDITIONS
MIN
(Note 6)
IVDD1
Supply Current
No incident light, in normal mode
IVDD1
Supply Current
No incident light, in SLEEP mode
VOFS
Output Offset, Referenced to VREF
No incident light
VREF_i
Common Mode Output Voltage
Internal VREF generator
1.75
2.35
V
VIL
CMOS Input LOW
SDA, SCL, and HL pins
VGND
0.8
V
VIH
CMOS Input HIGH
SDA, SCL and HL pins
3.3
5.0
V
AC Electrical Specifications
PARAMETER
-50
9
VDD = 5.0V, TA = +25°C unless otherwise specified.
DESCRIPTION
CONDITIONS
MIN
(Note 6)
TYP
MAX
(Note 6)
UNIT
VOUTMAX
Differential Mode Output Voltage
(OUTP) – (OUTN)
Linear output
2.95
VP-P
Bandwidth
Bandwidth
OUTP, OUTN (not differential)
-3dB
RBW = 30kHz
85
MHz
4
FN6577.2
July 29, 2013
ISL58327
Sensitivity
PARAMETER
VDD = 5.0V, TA = +25°C unless otherwise specified.
DESCRIPTION
CONDITIONS
MIN
(Note 6)
TYP
MAX
(Note 6)
UNIT
Gain00
TIA Lowest Gain
(445nm)
0dB fine gain adjustment, 7FFh Differential output
350
450
550
mV/µA
Gain01
TIA 2nd Lowest Gain
(445nm)
0dB fine gain adjustment, 7FFh Differential output
700
890
1100
mV/µA
Gain10
TIA 2nd Highest Gain
(445nm)
0dB fine gain adjustment, 7FFh Differential output
1400
1790
2170
mV/µA
Gain11
TIA Highest Gain
(445nm)
0dB fine gain adjustment, 7FFh Differential output
3700
4850
6020
mV/µA
GainFine_MAX
Maximum Fine Gain
for both HIGH Gain and LOW Gain channels
Compared to 0dB fine gain setting, 7FFh
19
dB
GainFine_MIN
Minimum Fine Gain
for both HIGH Gain and LOW Gain channels
Compared to 0dB fine gain setting, 7FFh
-5.5
dB
Current to Optical conversion: Optical sensitivity is not tested in production. Gain parameters were obtained using input test currents. The
following factors are used to convert current to optical power.
I2O450nm
Current to Optical conversion
(450 nm)
Bench data; measured on typical devices
0.27
µA/µW
I2O530nm
Current to Optical conversion
(530 nm)
Bench data; measured on typical devices
0.26
µA/µW
I2O640nm
Current to Optical conversion
(640 nm)
Bench data; measured on typical devices
0.38
µA/µW
Serial Interface AC Performance
PARAMETER
DESCRIPTION
Ci
Input Capacitance
fSCL
SCL Clock Frequency
INPUTLEAKGE
Input Leakage SCL and SDA pin
VDD = 5.0V, TA = +25°C unless otherwise specified.
CONDITIONS
MIN
(Note 6)
-20
TYP
MAX
(Note 6)
UNIT
10
pF
400
kHz
20
µA
NOTE:
6. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization
and are not production tested.
5
FN6577.2
July 29, 2013
ISL58327
I/O Pins Equivalent Circuits
PINS
TYPE
SDA
SCL
Digital I/O
Digital Input
EQUIVALENT CIRCUIT
VDD
PAD
VSS
A0
Digital Input
VDD
PAD
1M
VSS
H/L
Digital Input
VDD
PAD
500
VSS
VREF
Analog Input
VDD
PAD
20k
VSS
OUTP
OUTN
Analog Output
VDD
PAD
50
VSS
6
FN6577.2
July 29, 2013
ISL58327
I/O Pins Equivalent Circuits (Continued)
PINS
TYPE
VDD
Power
EQUIVALENT CIRCUIT
VDD
ESD
CLAMP
VSS
7
FN6577.2
July 29, 2013
ISL58327
Application Information
Detector Pattern
700µm
Input Optical Power
The ISL58327 has a photo detector in an octagon shape (shown
in PD pattern) with 700µm diameter. It is sensitive from 400nm
to 1000nm for light power monitoring application, which is a
perfect choice for Light Automatic Power control. This wide range
of sensitivity also allows the ISL58327 to be used for white
balance control in systems such as LED based LCoS or DLP pico
projectors.
Current generated by the photo detector, is amplified by a
trans-impedance amplifier (TIA). The TIA has four feedback
resistors; the user can choose which feedback resistor is used for
HIGH or LOW gain applications by the setting in tia_gain register.
Once an appropriate resistor is selected for the required TIA gain,
the optical signal is then amplified by the TIA, which feeds into
the fine gain stage. HIGH gain channel and LOW gain channel TIA
gains can be individually set through the TIA register. The HIGH
gain and LOW gain channels have the same gain adjustment
range (20dB) and can be individually controlled.
In applications, if light power is modulated between 2 power
levels, the user can choose between HIGH gain channel for low
power level and LOW gain channel for high power. It can provide
the best resolution when power is low yet the amplifier circuit is
not saturated when the power is high. If users do not need to
monitor two power levels, there is no need to switch between the
HIGH gain channel and LOW gain channel. The selection of HIGH
gain or LOW gain signal path can be done with fast hardware
switching or by setting the register bit “h/l”. When changing HIGH
Gain or LOW Gain signal paths by hardware switching, “h/l” bit
needs to be “1”; when changing it with the register (soft
switching), the HL pin needs to be driven by digital HIGH because
HL and “h/l” are AND’ed for TIA gain control. Regardless of the
channel gain settings, the dynamic range of TIA is determined by
the photo detector sensitivity with respect to wavelength. For
example, in a 445nm application when TIA = 01b gain is
selected, the maximum input optical power is limited to 2mW for
blue light laser, but this limitation is reduced to 1.45mW with a
638nm laser. This is because the photo detector has a higher
optical-to-electrical conversion efficiency at longer wavelengths.
Higher than the maximum input limitation, the TIA or whole
device will still be working but it may yield a distorted output and
a long falling time, while the circuits recover from saturation.
TABLE 1. MAXIMUM INPUT POWER vs TIA RESISTOR
300µm
300µm
700µm
Gain Control
The ISL58327 channel gain is set through a 12-bit DAC,
separated into 2 registers. Each wavelength has two 12-bit gain
registers; one for HIGH gain applications and the other for LOW
gain applications. The selection of HIGH gain or LOW Gain is
done by fast hardware switching through the HL pin or “h/l”
register bit. All gain registers of HIGH Gain and LOW Gain
channels are capable of update at anytime through the serial
interface. The 12-bit gain registers provide a total of 25dB of
adjustment range; +16dB to -5.5dB reference to fine gain setting
7FFh. All settings will be reset to default at power-on. The user
needs to load all gain settings after the ISL58327 is powered up.
Overall differential output signal gain can be estimated by using
Equations 1 through 3:
Blue Laser Diode(445nm)
1.88  TIA
Gain (mV/W  = ------------------------------256 + Code
(EQ. 1)
Red Laser Diode (638nm)
2.57  TIA
Gain (mV/W  = ------------------------------256 + Code
(EQ. 2)
Green Laser Diode(530nm)
1.76  TIA
Gain (mV/W  = ------------------------------256 + Code
(EQ. 3)
Where: Code is 12 bits fine gain code in decimal (0 ~ 4095) and
TIA is the factor shown in Table 2.
TABLE 2. TIA FACTOR IN EQUATIONS
tia_h, tia_l SETTINGS
TIA FACTOR IN EQUATION
00b
500
01b
1000
10b
2000
11b
5400
TIA_Gain
(tia_h/tia_l)
(445nm) mW
(638nm) mW
(532nm) mW
00b
5.0
3.65
5.30
01b
2.5
1.82
2.65
10b
1.25
0.91
1.33
Output Configuration
11b
0.44
0.32
0.47
The ISL58327 has two differential outputs: OUTP is a positive
and OUTN is a negative swing output. OUTP and OUTN outputs
are referenced to VREF. VREF can be externally supplied or from
the internally generated 2.1V. With respect to the input optical
signal, OUTP swings up from the reference voltage and OUTN
swings down from the reference voltage. Both OUTP and OUTN
have the same linear output dynamic range up to 1.4V swing
8
FN6577.2
July 29, 2013
ISL58327
from the reference voltage. When using an external reference
voltage, the user needs to adjust the gain registers to set proper
channel gain to prevent output saturation. To use ISL58327 as a
single-ended output, the user can take either OUTP or OUTN
signal and load the unused output with the equivalent resistor
and capacitor load to keep both outputs with the same loading
condition. However, it is acceptable to leave the unused output
floating. It is not recommended to use VREF as a reference
source to drive other devices. To obtain the best signal quality at
the input of the AFE, it is recommended to keep OUTP and OUTN
traces in parallel and to keep them with same length, width, and
routing. If output signals from ISL58327 need to travel through a
flex cable to the AFE, matching with the impedance of flex cable
is necessary. The best value should be determined according to
the actual application.
Slow Tail Compensation
Photons at longer wavelengths will penetrate deeper into the
photo detector structure than photons at shorter wavelengths. It
takes more time for electron-hole pairs to become photo current
and results in longer response of pulse outputs, called slow tail.
Longer wavelength light such as 638nm or IR has more visible
slow tail effect than blue light. To minimize the slow tail effect,
ISL58327 has incorporated Intersil’s proprietary slow tail
compensation technology. There are three registers for slow tail
compensation adjustment for each wavelength (638nm, 532nm,
and 445nm). Slow tail compensation function is not limited to
the specific wavelength listed previously; it is in conjunction with
the selected fine gain registers. The user can disable slow tail
compensation by setting Bit 7 (MSB) of the register to “0”. This
function can also be used to improve the quality of the pulse
output waveforms due to impedance mismatch from the OEIC
outputs to the flex. One example is to improve Tr/Tf or to
minimize overshoot.
Layout Consideration
When using differential output, layout the OUTP and OUTN traces
next to each other. The ground trace should be placed to another
side of the OUTP and OUTN traces. When using single-ended, the
reference trace needs to be laid out next to the output signal
trace. The ground trace should be laid out on the other side of the
output. For best results, a dual layer flex with signal on one side
and the ground plane on another side is a must.
Reference Voltage
The ISL58327 has a built-in reference voltage generator to
generate 2.1V reference voltage for all circuit blocks. Output is
biased at the internal reference voltage automatically when the
VREF pin is left floating. When a DC voltage is applied to the
VREF pin, OUTP and OUTN will be biased at the external reference
voltage. External reference should be within the range of 1.5V to
2.5V. Outside of this range may yield distorted outputs. When
using external reference voltage, good decoupling is very
important to prevent noise coupling into VREF. A 0.1µF ceramic
capacitor placed as close to the VREF pin as possible is
recommended to decouple VREF to ground.
Power Supply Decoupling
Due to the current being switched rapidly at OUTP and OUTN, it is
important to ensure that the power supply is well decoupled to
ground. During output switching, the VDD undergoes severe
current transients, thus every effort should be made to decouple
the VDD as close to the package as possible.
Without proper power supply decoupling, the result could be poor
rise/fall times, overshoot, and poor settling response.
Sensitivity Curves
4.0
640nm P
3.5
1.0
3.0
0.8
0.6
0.4
0.2
0
450nm P
2.5
VOUT (V)
NORMALIZED
SPECTRAL RESPONSE
1.2
530nm P
2.0
530nm N
450nm N
1.5
1.0
640nm N
0.5
300
400
500
600
700
800
900
1000
WAVELENGTH (nm)
FIGURE 2. NORMALIZED SPECTRAL RESPONSE vs WAVELENGTH
9
0
0
100
200
300
400
500
600
700
800
INPUT (µW)
FIGURE 3. INTENSITY vs OUTPUT (RED LED 620nm; GREEN LED
532nm; BLUE LED 460nm)
FN6577.2
July 29, 2013
ISL58327
Register Map
ADDR
NAME
00h
ID0
01h
ID1
b7
b6
b5
b4
b3
b2
b1
b0
DEVICE ID
DEVICE OPTION
DEVICE VERSION
02h
reserved
03h
reserved for multi-chip protocol
04h
reserved for multi-chip protocol
05h
reserved for multi-chip protocol
06h
reserved for multi-chip protocol
07h
reserved for multi-chip protocol
08h
reserved for multi-chip protocol
09h
reserved for multi-chip protocol
0Ah
reserved for multi-chip protocol
0Bh
reserved for multi-chip protocol
0Ch
reserved for multi-chip protocol
0Dh
reserved for multi-chip protocol
0Eh
reserved for multi-chip protocol
0Fh
reserved for multi-chip protocol
h/l
blue
red/green
test_en
E0h
R
06h
RW
FFh
RW
B _GAIN0
12h
B_H_GAIN
blue_h[11:4]
7Fh
RW
13h
B_L_GAIN
blue_l[11:4]
7Fh
RW
14h
R_GAIN0
FFh
RW
15h
R_H_GAIN
red_h[11:4]
7Fh
RW
16h
R_L_GAIN
red_l[11:4]
7Fh
RW
17h
GREEN_GAIN0
FFh
RW
18h
GREEN_H_GAIN
green_h[11:4]
7Fh
RW
19h
GREEN_L_GAIN
green_l[11:4]
7Fh
RW
1Ah
ST_RED
st_en_red
st_time_red[2:0]
x
st_mag_red[2:0]
00h
RW
1Bh
ST_GREEN
st_en_green
st_time_green[2:0]
x
st_mag_green[2:0]
00h
RW
1Ch
TIA_GAIN
x
00h
RW
00h
RW
blue_l[3:0]
red_h[3:0]
red_l[3:0]
green_h[3:0]
1Dh
chip_en
R
11h
x
x
27h
CONTROL
blue_h[3: 0]
x
ACCESS
10h
1Eh
deglitch_b
DEFAULT
green_l[3:0]
x
x
tia_h[1:0]
tia_l[1:0]
reserved
ST_BLUE
st_en_blue
st_time_blue[2:0]
x
st_mag_blue[2:0]
Note: All gain registers in this table can be used for any wavelength in spectral range from 390nm to 1000nm, not limited to wavelengths specified.
10
FN6577.2
July 29, 2013
ISL58327
Register Description
TABLE 3. ID0 (addr = 00h)
REGISTER
ID0
DESCRIPTION
TABLE 8. B_L_GAIN (addr = 13h)
REGISTER
blue_l[11:4]
Device ID, read only, code = 27h
TABLE 4. ID1 (addr = 01h)
REGISTER
DESCRIPTION
DEVICE OPTION
Device option code, read only,
code = E0h
DEVICE VERSION
DESCRIPTION
High 8 bits of blue light LOW Gain channel fine gain
control
TABLE 9. RED_GAIN0 (addr = 14h)
REGISTER
DESCRIPTION
red_h[3: 0]
Lower 4 bits of red light HIGH Gain channel fine gain
control
red_l[3: 0]
Lower 4 bits of red light LOW Gain channel fine gain
control
Device version code, read only, code = 0h
TABLE 10. RED_H_GAIN (addr = 15h)
TABLE 5. CONTROL (addr = 10h)
REGISTER
h/l
DESCRIPTION
HIGH gain or LOW Gain channels selection. Used in
conjunction with HL pin.
1b: HIGH Gain channel
0b: LOW Gain channel
Default: 0b
deglitch_b
blue
1b: Disable serial interface deglitch function
0b: Enable serial interface deglitch function
Default: 0b
1b: Device works in blue mode
(regardless of red/green bit setting)
0b: Device works in either RED or GREEN mode, depends
on red/green register bit setting
Default: 0b
red/green
0b: GREEN
1b: RED
Default: 0b (GREEN mode)
test_en
To enable a chip test function
(for Intersil internal use only)
1b: Enable test function
0b: Disable test function
Default: 0b
chip_en
To enable or disable ISL58327. When disabled all
outputs are in Hi-Z
1b: enable
0b: disable (SLEEP mode)
TABLE 6. B_GAIN0 (addr = 11h)
REGISTER
DESCRIPTION
blue_h[3: 0]
Lower 4 bits of blue light HIGH Gain channel fine gain
control
blue_l[3: 0]
Lower 4 bits of blue light LOW Gain channel fine gain
control
TABLE 7. B_H_GAIN (addr = 12h)
REGISTER
blue_h[11:4]
REGISTER
red_h[11:4]
DESCRIPTION
High 8 bits of red light HIGH Gain channel fine gain
control
TABLE 11. RED_L_GAIN (addr = 16h)
REGISTER
red_l[11:4]
DESCRIPTION
High 8 bits of red light LOW Gain channel fine gain control
TABLE 12. GREEN_GAIN0 (addr = 17h)
REGISTER
DESCRIPTION
green_h[3:0]
Lower 4 bits of green light HIGH Gain channel fine gain
control
green_l[3:0]
Lower 4 bits of green light LOW Gain channel fine gain
control
TABLE 13. GREEN_H_GAIN (addr = 18h)
REGISTER
green_h[11:4]
DESCRIPTION
High 8 bits of green light HIGH Gain channel fine gain
control
TABLE 14. GREEN_L_GAIN (addr = 19h)
REGISTER
green_l[11:4]
DESCRIPTION
High 8 bits of green light LOW Gain channel fine gain
control
TABLE 15. ST_RED (addr = 1Ah)
REGISTER
DESCRIPTION
st_en_red
Red light slow tail compensation control
1b: enable
0b: disable
(when disable, st_time_red and st_mag_red are reset to
000b)
st_time_red
Red light slow tail compensation time constant control
st_mag_red
Red light slow tail compensation magnitude control
DESCRIPTION
High 8 bits of blue light HIGH Gain channel fine gain
control
11
FN6577.2
July 29, 2013
ISL58327
TABLE 16. ST_GREEN (addr = 1Bh)
REGISTER
DESCRIPTION
TABLE 18. ST_BLUE (addr = 1Eh)
REGISTER
DESCRIPTION
st_en_green
Green light slow tail compensation control
1b: enable
0b: disable
(when disabled, st_time_green and st_mag_green
are reset to 000b)
st_en_blue
Blue light slow tail compensation control
1b: enable
0b: disable
(when disable, st_time_blue and st_mag_blue
are reset to 000b)
st_time_green
Green light slow tail compensation time constant
control
st_time_blue[2:0]
Blue light slow tail compensation time constant
control
st_mag_green
Green light slow tail compensation magnitude control
st_mag_blue[2:0]
Blue light slow tail compensation magnitude
control
TABLE 17. TIA_GAIN (addr = 1Ch)
REGISTER
DESCRIPTION
tia_l[1:0]
TIA gain selection in LOW Gain channel application
00b: Lowest gain
01b: 2nd lowest gain
10b: 2nd highest gain
11b: Highest gain
tia_h[1:0]
TIA gain selection in HIGH Gain channel application
00b: Lowest gain
01b: 2nd lowest gain
10b: 2nd highest gain
11b: Highest gain
12
FN6577.2
July 29, 2013
ISL58327
Serial Interface Protocol
I2C DATA
DEVICE ADDRESS
START
I2C SDA
IN
I2C SDA
OUT
REGISTER ADDRESS
W A
A6 A5 A4 A3 A2 A1 A0 W A R7 R6 R5 R4 R3 R2 R1 R0 A
A
SDA DRIVEN BY MASTER
I2C CLK
1
2
3
4
5
7
6
8
9
3
2
4
5
6
7
8
SDA DRIVEN BY MASTER
1
9
2
3
4
5
DATA BYTE0
A
A6 A5 A4 A3 A2 A1 A0 W
A
SDA DRIVEN BY MASTER
1
DEVICE ADDRESS
STOP START
SDA DRIVEN BY ISL58327
A
A D7 D6 D5 D4 D3 D2 D1 D0
6
7
8
9
1
2
4
3
5
6
7
8
9
FIGURE 4. I2C READ TIMING DIAGRAM SAMPLE
START
DEVICE ADDRESS
W
A
W
A
A
REGISTER ADDRESS
A
FUNCTIONS
STOP
I2C DATA
I2C SDA IN
A6
A5
A4
A3
A2
A1
A0
R7
R6
R5
R4
R3
R2
R1
R0
A
B7
B6
B5
B4
B3
B2
B1
B0
A
I2C SDA OUT
SDA DRIVEN BY MASTER
A
A
SDA DRIVEN BY MASTER
SDA DRIVEN BY MASTER
A
I2C CLK IN
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
1
2
3
4
5
6
7
8
9
FIGURE 5. I2C WRITE TIMING DIAGRAM SAMPLE
I2C Interface
I2C
The device address of the
bus of the ISL58327 is a
7 bits fixed address 0011_10(A0)xb, where (A0) can be hard
wired. Note that (A0) is internally pulled down. When
001110(A0)x with x as R or W is sent after the Start condition, this
device compares the first seven bits of this byte to its address and
matches. Since SCL and SDA lines of the I2C bus are either open
collector or open drain, 2 pull-up resistors (Rp)on bus for SCL and
SDA are necessary. To minimize crosstalk and to minimize
spikes, a serial termination resister (Rs) close to the SCL and SDA
lines are important for each device on the I2C bus. The value of
Rp and Rs is determined according to the maximum sink current
of the device, supply voltage, bus capacitance, and the number
of devices on the bus. Even though the maximum bus
capacitance of the fast mode specified in the I2C bus is 400pF, it
is always recommended to reduce bus capacitance to get better
signal quality.
13
Figure 4 shows a sample one-byte read. Figure 5 shows a sample
one-byte write. For more information about the I2C standard,
please consult the Philips™ I2C specification documents.
FN6577.2
July 29, 2013
ISL58327
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make
sure you have the latest Rev.
DATE
REVISION
CHANGE
July 29, 2013
FN6577.2
Changed Product information verbiage to About Intersil verbiage.
February 21, 2012
FN6577.1
Added ISL58327CIZ-T7A to “Ordering Information” on page 3.
August 30, 2011
FN6577.0
Initial release.
About Intersil
Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management
semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal
computing and high-end consumer markets. For more information about Intersil, visit our website at www.intersil.com.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product
information page found at www.intersil.com. You may report errors or suggestions for improving this datasheet by visiting
www.intersil.com/en/support/ask-an-expert.html. Reliability reports are also available from our website at
http://www.intersil.com/en/support/qualandreliability.html#reliability
For additional products, see www.intersil.com/product_tree
Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted
in the quality certifications found at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
14
FN6577.2
July 29, 2013
ISL58327
Package Outline Drawing
S3x3.9
3X3 ARRAY 9 BUMP OPTICAL CHIP SCALE PACKAGE (OCSP)
Rev 7, 10/10
2.155 ±0.025
A1
CORNER
1.30
A
0.65
B
A1
CORNER
3
2
1.30
1
A
2.155 ±0.025
B
C
TOP VIEW
0.30 ±0.03
5
0.15 M C A B
0.08 M C
0.65
BOTTOM VIEW
0.825 ±0.045
0.10 C
1.045 MAX
SEATING PLANE
C
0.16 ±0.03
0.10 C
SIDE VIEW
(1.30)
(1.30)
(0.65)
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference only.
2. Dimensioning and tolerancing conform to ASME Y 14.5M-1994
3. Primary datum C and seating plane are defined by the spherical
crowns of the contact balls.
(0.30)
(0.65)
4. Pin "A1" is marked on the top and bottom side adjacent to the
A1 ball.
5. Dimension is measured at the maximum ball diameter.
TYPICAL RECOMMENDED LAND PATTERN
15
FN6577.2
July 29, 2013