TI tps60110 Charge Pumps

SLVS215C − JUNE 1999 − REVISED AUGUST 2008
features
applications
D
D
D
D
D
D
D
D
D
D
D
D Replaces DC/DC Converters With Inductors
in
− Battery-Powered Applications
− Li-Ion Battery to 5-V Conversion
− Portable Instruments
− Battery-Powered Microprocessor
Systems
− Miniature Equipment
− Backup-Battery Boost Converters
− PDAs
− Laptops
− Handheld Instrumentation
− Medical Instruments
output voltage ripple
5.2
5.15
description
The TPS60110 step-up, regulated charge pump
generates a 5-V ±4% output voltage from a 2.7-V
to 5.4-V input voltage (three alkaline, NiCd, or
NiMH batteries; or, one lithium or lithium ion
battery). Output current is 300 mA from a 3-V
input. Only four external capacitors are needed to
build a complete low-noise dc/dc converter. The
push-pull operating mode of two single-ended
charge pumps assures the low output voltage
ripple as current is continuously transferred to the
output. From a 3-V input, the TPS60110 can start
into full load with loads as low as 16 Ω.
The TPS60110 features either constant frequency
mode to minimize noise and output voltage ripple
or the power-saving pulse-skip mode to extend
battery life at light loads. The TPS60110 switching
frequency is 300 kHz. The logic shutdown function
reduces the supply current to 1-µA (max) and
disconnects the load from the input. Special
current-control circuitry prevents excessive current from being drawn from the battery during
start-up. This dc/dc converter requires no
inductors and has low EMI. It is available in the
small 20-pin TSSOP PowerPAD package
(PWP).
VO − Output Voltage − V
D
Up to 300-mA Output Current
Less Than 10-mVpp Output Voltage Ripple
No Inductors Required/Low EMI
Regulated 5-V ±4% Output
Only Four External Components Required
Up to 90% Efficiency
2.7-V to 5.4-V Input Voltage Range
60-µA Quiescent Supply Current
0.05-µA Shutdown Current
Load Isolated in Shutdown
Space-Saving Thermally-Enhanced TSSOP
PowerPAD Package
Evaluation Module Available
(TPS60110EVM−132)
5.1
5.05
5
SKIP =COM = CLK = 0 V
VIN = 3.6 V
IO = 300 mA
CO = 22 µF + 10 µF
X5R Ceramic
4.95
4.9
4.85
4.8
0
0.5
1
1.5
2
2.5
3
3.5
4
4.5 5
t − Time − µs
typical operating circuit
INPUT
2.7 V to
5.4 V
CIN
15 µF
+
C1F
2.2 µF
SKIP COM CLK
IN
IN
OUT
OUT
TPS60110 FB
C1+
C2+
C1−
C2−
ENABLE
OFF/ON
OUTPUT
5V
300 mA
+ CO
33 µF
C2F
2.2 µF
SYNC
PGND GND
Figure 1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
Copyright  1999−2003 Texas Instruments Incorporated
!" # $%&" !# '%()$!" *!"&+
*%$"# $ " #'&$$!"# '& ",& "&# &-!# #"%&"#
#"!*!* .!!"/+ *%$" '$&##0 *&# " &$&##!)/ $)%*&
"&#"0 !)) '!!&"&#+
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
PWP PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
GND
SYNC
ENABLE
FB
OUT
C1+
IN
C1−
PGND
PGND
20
19
18
17
16
15
14
13
12
11
GND
CLK
COM
SKIP
OUT
C2+
IN
C2−
PGND
PGND
Thermal
Pad
Figure 2. Bottom View of PWP Package,
Showing the Thermal Pad
AVAILABLE OPTIONS
PACKAGE
TSSOP†
(PWP)
TPS60110PWP
† This package is available taped and reeled. To order this packaging
option, add an R suffix to the part number (e.g., TPS60110PWPR).
Terminal Functions
TERMINAL
NAME
NO.
I/O
I
DESCRIPTION
CLK
19
Input for external clock signal. If the internal clock is used, connect this terminal to GND.
C1+
6
Positive terminal of the charge-pump capacitor C1F
C1−
8
Negative terminal of the charge-pump capacitor C1F
C2+
15
Positive terminal of the charge-pump capacitor C2F
C2−
13
COM
18
I
Mode selection.
When COM is logic low the charge pump operates in push-pull mode to minimize output ripple. When COM is
connected to IN the regulator operates in single-ended mode requiring only one flying capacitor.
ENABLE
3
I
ENABLE Input. The device turns off, the output disconnects from the input, and the supply current decreases
to 0.05 µA when ENABLE is a logic low. ENABLE High may only be applied when VIN is inside the recommended
operating range.
FB
4
I
FEEDBACK input. Connect FB to OUT as close to the load as possible to achieve best regulation. Resistive
divider is on-chip to match internal reference voltage of 1.22 V.
Negative terminal of the charge-pump capacitor C2F
GND
1, 20
IN
7, 14
I
GROUND. Analog ground for internal reference and control circuitry. Connect to PGND through a short trace.
Supply Input. Connect to an input supply in the 2.7-V to 5.4-V range. Bypass IN to GND with a (CO/2) µF
capacitor. Connect both INs through a short trace.
OUT
5, 16
O
Regulated 5-V power output. Connect both OUTs through a short trace and bypass OUT to GND with the output
filter capacitor CO.
PGND
9−12
PGND power ground. Charge-pump current flows through this pin. Connect all PGNDs together.
SKIP
17
I
Mode selection. When SKIP is logic low, the charge pump operates in constant-frequency mode. Output ripple
and noise are minimized in this mode. When SKIP is connect to IN, the device operates in pulse skip mode.
Quiescent current is lowest in this mode.
SYNC
2
I
Selection for external clock signal. Connect to GND to use the internally generated clock signal. Connect to IN
for external synchronization. In this case, the clock signal needs to be fed through CLK.
PowerPAD
2
Must be soldered to achieve appropriate power dissipation. Should be connected to PGND.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
absolute maximum ratings (unless otherwise noted)†‡
Input voltage range, VI (IN, OUT, ENABLE, SKIP, COM, CLK, FB, SYNC) . . . . . . . . . . . . . . . . −0.3 V to 5.5 V
Differential input voltage, VID (C1+, C2+ to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to (VO + 0.3 V)
Differential input voltage, VID (C1−, C2− to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.3 V to (VIN + 0.3 V)
Continuous total power dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Dissipation Rating Tables
Continuous output current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mA
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C
Maximum junction temperature, TJ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
‡ VENABLE, VSKIP, VCOM, VCLK and VSYNC can exceed VIN up to the maximum rated voltage without increasing the leakage current
drawn by these mode select inputs.
PACKAGE DISSIPATION RATINGS
PACKAGE
TA ≤ 25°C
25 C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C§
70°C
TA = 70
C
POWER RATING
85°C
TA = 85
C
POWER RATING
PWP
3W
30.3 mW/°C
1.66 W
1.21 W
§ The thermal resistance junction to ambient of the 20-pin TSSOP PowerPAD package RθJA = 33°C/W
(soldered PowerPAD using thermal vias). PowerPAD packages are modeled and tested using PWB
boards recommended in the PowerPAD Application Report, SLMA0002. PowerPAD packages are
designed for board mounting with the die pad soldered to a copper pad patterned on the board.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
electrical characteristics at CIN = 15 µF, C1F = C2F = 2.2 µF†, CO = 33 µF, TC = −40°C to 85°C,
VIN = 3 V, VFB = VO, VENABLE = VIN, VSKIP = VIN or 0 V and VCOM = VCLK = VSYNC = 0 V (unless otherwise
noted)
PARAMETER
VIN
IO(MAX)
TEST CONDITIONS
Input voltage
Output voltage
VO(RIP)
IO(LEAK)
Output voltage ripple
IQ
Quiescent current (no-load input current)
IDD(SDN)
fOSC(int)
Shutdown supply current
fOSC(ext)
External clock frequency
Output leakage current
2.7 V < VIN < 3 V,
VO(Start-Up) = 5 V,
3 V < VIN < 5 V,
0 < IO < 150 mA,
TC = 25°C
0 < IO < 300 mA
5 V < VIN < 5.4 V,
0 < IO < 300 mA
IO = 300 mA,
VIN = 3.6 V,
V(SKIP) = 0 V
V(ENABLE) = 0 V
V(SKIP) = VIN = 3.6 V
V(SKIP) = 0 V,
VIN = 3.6 V,
VIN = 3.6 V
Internal switching frequency
Efficiency
V(SYNC) = VIN,
V(SYNC) = VIN,
IO = 150 mA
VINL
Input voltage low,
ENABLE, SKIP, COM, CLK, SYNC
VIN = 2.7 V
VINH
Input voltage high,
ENABLE, SKIP, COM, CLK, SYNC
VIN = 5.4 V
II(LEAK)
Input leakage current,
ENABLE, SKIP, COM, CLK, SYNC
External clock duty cycle
5.4
5
5.2
4.8
5
5.2
4.8
5
10‡
5.25
1
60
VIN = 2.7 V to 5.4 V
VIN= 2.7V to 5.4 V
90
2.8
V
mVPP
µA
µA
mA
0.05
1
µA
200
300
400
kHz
400
600
800
kHz
20%
80%
0.7 ×
VIN
3 V < VIN < 5 V,
IO = 150 mA,
VIN = 3.6 V, VO = 0 V,
V
80%
V(ENABLE) = V(SKIP) = V(COM) = V(CLK) =
V(SYNC) = V(GND) or VIN
VO = 5 V, 1 mA < IO < 300 mA, TC = 25°C
POST OFFICE BOX 655303
4.8
VIN = 3.6 V
V(ENABLE) = 0 V
UNIT
mA
0.3 ×
VIN
Short circuit current
† Use only ceramic capacitors with X5R or X7R dielectric as flying capacitors.
‡ Achieved with CO = 22 µF + 10 µF X5R dielectric ceramic capacitor
4
MAX
300
VO
Output line regulation
TYP
2.7
Maximum output current
Output load regulation
MIN
VO = 5 V,
TC = 25°C
TC = 25°C
• DALLAS, TEXAS 75265
V
V
0.01
0.002
0.1
µA
%/mA
0.6
%/V
150
mA
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
TYPICAL CHARACTERISTICS†
EFFICIENCY
vs
OUTPUT CURRENT
EFFICIENCY
vs
OUTPUT CURRENT
100
100
VIN = 2.7 V
90
V(SKIP) = 0 V
VIN = 3 V
80
70
VIN = 3.6 V
60
Efficiency − %
Efficiency − %
VIN = 3 V
80
70
VIN = 3.3 V
50
40
40
20
20
10
V(SKIP) = VIN
1
VIN = 3.6 V
50
30
0
0.1
VIN = 3.3 V
60
30
10
10
100
0
1000
1
1000
IO − Output Current − mA
Figure 4
Figure 3
QUIESCENT SUPPLY CURRENT
vs
INPUT VOLTAGE
QUIESCENT SUPPLY CURRENT
vs
INPUT VOLTAGE
90
3.6
V(SKIP) = VIN
I Q − Quiescent Supply Current − mA
85
80
75
70
65
60
55
50
45
40
2.5
100
10
IO − Output Current − mA
I Q − Quiescent Supply Current − µ A
VIN = 2.7 V
90
3.4
V(SKIP) = 0 V
IO = 300 mA
3.2
3
2.8
2.6
2.4
2.2
2
1.8
3
3.5
4
4.5
5
5.5
1.6
2.5
VIN − Input Voltage − V
3
3.5
4
4.5
5
5.5
VIN − Input Voltage − V
Figure 5
Figure 6
† TC = 25°C, VCOM = VSYNC = 0 V, CIN = 15 µF, C1F = C2F = 2.2 µF, CO = 33 µF, unless otherwise noted
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
TYPICAL CHARACTERISTICS†
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
OUTPUT VOLTAGE
vs
OUTPUT CURRENT
5.3
5.3
V(SKIP) = 0 V
V(SKIP) = VIN
5.2
VIN = 5.4 V
VIN = 4 V
5.1
VO − Output Voltage − V
VO − Output Voltage − V
5.2
VIN = 3.6 V
5
VIN = 3 V
4.9
VIN = 5.4 V
VIN = 4 V
VIN = 3.6 V
5.1
5
VIN = 3 V
4.9
VIN = 2.7 V
VIN = 2.7 V
4.8
4.8
4.7
1
100
10
4.7
1000
1
Figure 8
OUTPUT VOLTAGE
vs
INPUT VOLTAGE
OUTPUT VOLTAGE
vs
INPUT VOLTAGE
5.1
5.1
V(SKIP) = 0 V
5.08
IO = 300 mA
VO − Output Voltage − V
VO − Output Voltage − V
5.08
5.04
5.02
IO = 150 mA
5
IO = 1 mA to 10 mA
4.98
4.96
5.04
5.02
5
4.98
4.96
4.94
4.92
4.92
3
3.5
4
4.5
5
5.5
V(SKIP) = VIN
IO = 300 mA
5.06
4.94
4.9
2.5
4.9
2.5
VIN − Input Voltage − V
3
3.5
4
Figure 10
† TC = 25°C, VCOM = VSYNC = 0 V, CIN = 15 µF, C1F = C2F = 2.2 µF, CO = 33 µF, unless otherwise noted
POST OFFICE BOX 655303
4.5
VIN − Input Voltage − V
Figure 9
6
1000
IO − Output Current − mA
Figure 7
5.06
100
10
IO − Output Current − mA
• DALLAS, TEXAS 75265
5
5.5
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
TYPICAL CHARACTERISTICS†
OUTPUT VOLTAGE
vs
TIME
OUTPUT VOLTAGE
vs
TIME
5.07
V(SKIP) = 0 V
VIN = 3.6 V
IO = 150 mA
CO = 22 µF + 10 µF
X5R ceramic
5.04
5.03
5.02
5.01
0
2
Pulse-Skip Mode
Constant
Frequency
Mode
VO − Output Voltage − V
VO − Output Voltage − V
5.05
6
4
5.03
5.01
V(SKIP) = VIN
VIN = 3.6 V
IO = 150 mA
4.99
10
8
5.05
0
10
20
t − Time − µs
Figure 11
LOAD TRANSIENT RESPONSE
VO − Output Voltage − V
5.04
5.03
5.02
I O − Output Current − mA
5.01
Constant
Frequency
Mode
V(SKIP) = 0 V
VIN = 3.6 V
IO = 10 mA to 300 mA
200
0
0
2
4
6
8
10
12
14
16
18
20
I O − Output Current − mA
VO − Output Voltage − V
LOAD TRANSIENT RESPONSE
400
50
Figure 12
5.05
600
40
30
t − Time − µs
5.08
V(SKIP) = VIN = 3.6 V
IO = 10 mA to 300 mA
5.06
Pulse-Skip Mode
5.04
5.02
5
600
400
200
0
0
2
4
6
8
10
12
14
16
18
20
t − Time − ms
t − Time − ms
Figure 13
Figure 14
† TC = 25°C, VCOM = VSYNC = 0 V, CIN = 15 µF, C1F = C2F = 2.2 µF, CO = 33 µF, unless otherwise noted
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
TYPICAL CHARACTERISTICS†
LINE TRANSIENT RESPONSE
VO − Output Voltage − V
VO − Output Voltage − V
LINE TRANSIENT RESPONSE
5.08
V(SKIP) = 0 V
IO = 150 mA
5.06
Constant
Frequency
Mode
5.04
5.02
5.08
5.02
5
4
3
2
0
1
2
3
4
5
6
7
8
9
10
V IN − Input Voltage − V
5
5
4
3
2
0
1
2
3
4
5
6
7
8
9
10
t − Time − ms
t − Time − ms
Figure 16
Figure 15
FREQUENCY SPECTRUM
CONSTANT FREQUENCY MODE‡
FREQUENCY SPECTRUM
PULSE-SKIP MODE‡
90
100
V(SKIP) = 0 V
VIN = 3 V
IO = 150 mA
RBW = 300 Hz
80
70
V(SKIP) = VIN
VIN = 3 V
IO = 150 mA
RBW = 300 Hz
80
60
Output − dB µ V
Output − dB µ V
Pulse-Skip Mode
5.04
5
V IN − Input Voltage − V
V(SKIP) = VIN
IO = 150 mA
5.06
50
40
60
40
30
20
20
10
0
0
0
2.5
7.5
5
10
0
2.5
5
f − Frequency − MHz
f − Frequency − MHz
Figure 17
Figure 18
† TC = 25°C, VCOM = VSYNC = 0 V, CIN = 15 µF, C1F = C2F = 2.2 µF, CO = 33 µF, unless otherwise noted
‡ Test circuit: TPS60110EVM−132
8
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7.5
10
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
TYPICAL CHARACTERISTICS†
FREQUENCY SPECTRUM
CONSTANT FREQUENCY MODE‡
FREQUENCY SPECTRUM
PULSE-SKIP MODE‡
90
90
V(SKIP) = 0 V
VIN = 3 V
IO = 10 mA
RBW = 300 Hz
80
70
60
Output − dB µ V
Output − dB µ V
70
V(SKIP) = VIN
VIN = 3 V
IO = 10 mA
RBW = 300 Hz
80
50
40
60
50
40
30
30
20
20
10
10
0
0
0
2.5
5
7.5
10
0
2.5
f − Frequency − MHz
7.5
5
10
f − Frequency − MHz
Figure 19
Figure 20
EFFICIENCY
vs
INPUT VOLTAGE
START-UP TIMING
6
100
90
5
R0 = 16.5 Ω
VIN = 3 V
Efficiency − %
70
VO − Output Voltage − V
80
Skip = High
60
Skip = Low
50
40
30
20
4
3
Enable
2
OUTPUT
1
0
10
0
2.5
3
3.5
4
5
4.5
5.5
−1
0
200
400
600
800
1000
1200
t − Time −µs
VIN − Input Voltage − V
Figure 21
Figure 22
† TC = 25°C, VCOM = VSYNC = 0 V, CIN = 15 µF, C1F = C2F = 2.2 µF, CO = 33 µF, unless otherwise noted
‡ Test circuit: TPS60110EVM−132
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
detailed description
operating principle
The TPS60110 charge pump provides a regulated 5-V output from a 2.7-V to 5.4-V input. It delivers a maximum
load current of 300 mA. Designed specifically for space critical battery powered applications, the complete
charge pump circuit requires only four external capacitors. The circuit can be optimized for highest efficiency
at light loads or lowest output noise. The TPS60110 consists of an oscillator, a 1.22-V bandgap reference, an
internal resistive feedback circuit, an error amplifier, high current MOSFET switches, a shutdown/start-up
circuit, and a control circuit (Figure 23)
CHARGE PUMP 1
IN
0°
T11
OSCILLATOR
T12
180°
C1+
C1F
T13
SKIP
C1−
T14
OUT
COM
CLK
PGND
CONTROL
CIRCUIT
SYNC
FB
−
+
CHARGE PUMP 2
IN
T21
VREF +
−
T22
C2+
ENABLE
SHUTDOWN/
START-UP
CONTROL
−
T23
+
+
−
T24
C2F
C2−
OUT
0.8 × VIN
PGND
GND
Figure 23. Functional Block Diagram TPS60110
The oscillator runs at a 50% duty cycle. The device consists of two single-ended charge pumps which operate
with 180° phase shift. Each single ended charge pump transfers charge into its transfer capacitor (CxF) in one
half of the period. During the other half of the period (transfer phase), CxF is placed in series with the input to
transfer its charge to CO. While one single-ended charge pump is in the charge phase, the other one is in the
transfer phase. This operation specifies an almost constant output current which ensures a low output ripple.
If the clock were to run continuously, this process would eventually generate an output voltage equal to two times
the input voltage (hence the name doubler). In order to provide a regulated fixed output voltage of 5 V, the
TPS60110 uses either pulse-skip mode or constant-frequency mode. Pulse-skip mode and constant-frequency
mode are externally selected via the SKIP input pin.
10
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
detailed description (continued)
start-up procedure
During start-up, i.e. when ENABLE is set from logic low to logic high, the switches T12 and T14 (charge pump
1), and the switches T22 and T24 (charge pump 2) are conducting to charge up the output capacitor until the
output voltage VO reaches 0.8×VIN. When the start-up comparator detects this limit, the IC begins to operate
in the mode selected with SKIP and COM. This start-up charging of the output capacitor specifies a short start-up
time and eliminates the need for a Schottky diode between IN and OUT.
pulse-skip mode
In pulse-skip mode (SKIP = high), the error amplifier disables switching of the power stages when it detects an
output higher than 5 V. The oscillator halts. The IC then skips switching cycles until the output voltage drops
below 5 V. Then the error amplifier reactivates the oscillator and switching of the power stages starts again. The
pulse-skip regulation mode minimizes operating current because it does not switch continuously and
deactivates all functions except bandgap reference and error amplifier when the output is higher than 5 V. When
switching is disabled from the error amplifier, the load is also isolated from the input. SKIP is a logic input and
should not remain floating. The typical operating circuit of the TPS60110 in pulse skip mode is shown in
Figure 1.
constant-frequency mode
When SKIP is low, the charge pump runs continuously at the frequency fOSC. The control circuit, fed from the
error amplifier, controls the charge on C1F and C2F by driving the gates of the FETs T12/T13 and T22/T23,
respectively. When the output voltage falls, the gate drive increases, resulting in a larger voltage across C1F
and C2F. This regulation scheme minimizes output ripple. Since the device switches continuously, the output
noise contains well-defined frequency components, and the circuit requires smaller external capacitors for a
given output ripple. However, constant-frequency mode, due to higher operating current, is less efficient at light
loads than pulse-skip mode.
SKIP COM CLK
INPUT
2.7 V to 5.4 V
CIN
15 µF
IN
IN
+
C1F
2.2 µF
C1+
C2+
C1−
C2−
ENABLE
OFF/ON
OUTPUT
5 V 300 mA
OUT
OUT
TPS60110 FB
+
CO = 33 µF
C2F
2.2 µF
SYNC
PGND GND
Figure 24. Typical Operating Circuit TPS60110 in Constant Frequency Mode
Table 1. Tradeoffs Between Operating Modes
FEATURE
PULSE-SKIP MODE
(SKIP = High)
Best light-load efficiency
CONSTANT-FREQUENCY MODE
(SKIP = Low)
X
Smallest external component size for a given output ripple
X
Output ripple amplitude
Small amplitude
Very small amplitude
Output ripple frequency
Variable
Constant
Very good
Good
Load regulation
NOTE: Even in pulse-skip mode the output ripple amplitude is small if the push-pull operating mode is selected via COM.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
11
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
detailed description (continued)
push-pull operating mode
In push-pull operating mode (COM = low), the two single-ended charge pumps operate with 180° phase shift.
The oscillator signal has a 50% duty cycle. Each single-ended charge pump transfers charge into its transfer
capacitor (CxF) in one-half of the period. During the other half of the period (transfer phase), CxF is placed in
series with the input to transfer its charge to CO. While one single-ended charge pump is in the charge phase,
the other one is in the transfer phase. This operation specifies an almost constant output current which ensures
a low output ripple. COM is a logic input and should not remain floating. The typical operating circuit of the
TPS60110 in push-pull mode is shown in Figure 1 and Figure 24.
single-ended operating mode
When COM is high, the device runs in single-ended operating mode. The two single-ended charge pumps
operate in parallel without phase shift. They transfer charge into the transfer capacitor (CF) in one half of the
period. During the other half of the period (transfer phase), CF is placed in series with the input to transfer its
charge to CO. In single-ended operating mode only one transfer capacitor (CF = C1F + C2F) is required, resulting
in less board space.
SKIP COM CLK
INPUT
2.7 V to 5.4 V
IN
IN
CIN
15 µF
+
OUT
OUT
TPS60110 FB
C1+
C2+
C1−
C2−
ENABLE
OFF/ON
OUTPUT
5 V 300 mA
+
CO = 33 µF
SYNC
PGND GND
CF = 4.7 µF
Figure 25. Typical Operating Circuit TPS60110 in Single-Ended Operating Mode
Table 2. Tradeoffs Between Operating Modes
FEATURE
Output ripple amplitude
PUSH-PULL MODE
(COM = Low)
SINGLE-ENDED MODE
(COM = High)
Small amplitude
Large amplitude
Smallest board space
12
X
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
detailed description (continued)
shutdown
Driving ENABLE low places the device in shutdown mode. This disables all switches, the oscillator, and control
logic. The device typically draws 0.05-µA (1-µA max) of supply current in this mode. Leakage current drawn from
the output is as low as 1 µA max. The device exits shutdown once ENABLE is high. The typical no-load shutdown
exit time is 20 µs. When the device is in shutdown, the load is isolated from the input and the output is high
impedance.
external clock signal
If the device operates at a user defined frequency, an external clock signal can be used. Therefore, SYNC needs
to be connected to IN and the external oscillator signal can drive CLK. The maximum external frequency is
limited to 800 kHz. The switching frequency of the converter is half of the external oscillator frequency. It is
recommended to operate the charge pump in constant-frequency mode if an external clock signal is used so
that the output noise contains only well-defined frequency components.
External Clock
SKIP COM CLK
INPUT
2.7 V to 5.4 V
IN
IN
CIN
15 µF
+
C1F
2.2 µF
C1+
C2+
C1−
C2−
ENABLE
OFF/ON
OUTPUT
5 V 300 mA
OUT
OUT
TPS60110 FB
+
CO = 33 µF
C2F
2.2 µF
SYNC
PGND GND
Figure 26. Typical Operating Circuit TPS60110 With External Synchronization
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
13
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
APPLICATION INFORMATION
capacitor selection
The TPS60110 requires only four external capacitors as shown in the basic application circuit. Their values are
closely linked to the output current capacity, output noise requirements, and mode of operation. Generally, the
transfer capacitors (CxF) is the smallest.
The input capacitor improves system efficiency by reducing the input impedance and stabilizes the input current.
CIN is recommended to be about two to four times as large as CxF.
The output capacitor (CO) can be selected from 8-times to 50-times larger than CxF, depending on the mode
of operation and ripple tolerance†. Tables 3 and 4 show capacitor values recommended for low
quiescent-current operation (pulse-skip mode) and for low output voltage ripple operation (constant-frequency
mode). A recommendation is given for smallest size.
Table 3. Recommended Capacitor Values for Low Quiescent-Current Operation†
(pulse-skip mode)
VIN
[V]
CIN
[µF]
IO [mA]
TANTALUM
3.6
225
3.6
225
3.6
300
3.6
300
CO
[µF]
CxF
[µF]
CERAMIC
15
TANTALUM
2.2
4.7 + 10, (X5R)
15
33
2.2
2.2
4.7 + 10, (X5R)
CERAMIC
145
22 + 10, (X5R)
33
2.2
OUTPUT
VOLTAGE
RIPPLE VPP
[mV]
55
135
22 + 10, (X5R)
75
† All measurements are done with additional 1-µF X7R ceramic capacitors at input and output.
Table 4. Recommended Capacitor Values for Low Output Voltage Ripple Operation†
(constant-frequency mode)
VIN
[V]
CIN
[µF]
IO
[mA]
TANTALUM
3.6
225
3.6
225
3.6
300
3.6
300
CO
[µF]
CxF
[µF]
CERAMIC
15
TANTALUM
2.2
4.7 + 10, (X5R)
15
33
2.2
2.2
4.7 + 10, (X5R)
CERAMIC
17
22 + 10, (X5R)
33
2.2
14
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
6
22
22 + 10, (X5R)
† All measurements are done with additional 1-µF X7R ceramic capacitors at input and output.
† In constant-frequency mode always select CO ≥ 33 µF
OUTPUT
VOLTAGE
RIPPLE VPP
[mV]
8
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
APPLICATION INFORMATION
For the TPS60110, the smallest board space size can be achieved using Sprague’s 595D-series tantalum
capacitors for input and output. However, with the trend towards high capacitance ceramic capacitors in smaller
size packages, these type of capacitors might soon become competitive in size.
Table 5. Recommended Capacitors
MANUFACTURER
PART NUMBER
CAPACITANCE
TYPE
Taiyo Yuden
LMK212BJ105KG−T
LMK212BJ225MG−T
LMK316BJ475KL−T
JMK316BJ106ML−T
LMK432BJ226MM−T
1 µF
2.2 µF
4.7 µF
10 µF
22 µF
Ceramic
Ceramic
Ceramic
Ceramic
Ceramic
AVX
0805ZC105KAT2A
1206ZC225KAT2A
TPSC156K020R0450
TPSC336K010R0375
1 µF
2.2 µF
15 µF
33 µF
Ceramic
Ceramic
Tantalum
Tantalum
Sprague
595D156X06R3A2T
595D156X0016B2T
595D336X06R3A2T
595D336X0016B2T
595D336X0016C2T
15 µF
15 µF
33 µF
33 µF
33 µF
Tantalum
Tantalum
Tantalum
Tantalum
Tantalum
Kemet
T494C156K010AS
T494C336K010AS
15 µF
33 µF
Tantalum
Tantalum
Table 6 lists the manufacturers of recommended capacitors. In most applications surface-mount tantalum
capacitors will be the right choice. However, ceramic capacitors provides the lowest output voltage ripple due
to their typically lower ESR.
Table 6. Recommended Capacitor Manufacturers
MANUFACTURER
CAPACITOR TYPE
INTERNET
Taiyo Yuden
X7R/X5R ceramic
www.t−yuden.com
AVX
X7R/X5R ceramic
TPS−series tantalum
www.avxcorp.com
Sprague
595D−series tantalum
593D−series tantalum
www.vishay.com
Kemet
T494−series tantalum
www.kemet.com
power dissipation
The power dissipated in the TPS60110 depends on output current and is approximated by:
P DISS + I O
ǒ2 VIN * VOǓ for I Q tt
IO
PDISS must be less than that allowed by the package rating. See the ratings for 20-PowerPAD package
power-dissipation limits and deratings.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
15
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
APPLICATION INFORMATION
layout
All capacitors should be soldered in close proximity to the IC. A PCB layout proposal for a two-layer board is
given in Figure 27. Care has been taken to connect both single-ended charge pumps symmetrically to the load
to achive optimized output voltage ripple performance. The proposed layout also provides improved thermal
performance as the exposed leadframe is soldered to the PCB. The bottom layer of the PCB is a ground plain
only. All ground areas on the PCB should be connected. Connect ground areas on top layer to the bottom layer
via through hole connections.
OUT
GND
GND
CLK
SYNC
COM
ENABLE
SKIP
C1+
C2+
GND
C1−
C2−
GND
GND
IN
Figure 27. Recommended PCB Layout for TPS60110 (top view)
An evaluation module for the TPS60110 is available and can be ordered under literature code SLVP132 or under
product code TPS60110EVM−132.
16
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
APPLICATION INFORMATION
applications proposals
paralleling of two TPS60110 to deliver 600 mA
The TPS60110 can be paralleled to yield higher load currents. The circuit of Figure 28 can deliver 600 mA at
an output voltage of 5 V. It uses two TPS60110 devices in parallel. The devices can share the output capacitors,
but each one requires its own transfer capacitors and input capacitor. For best performance, the paralleled
devices should operate in the same mode (pulse-skip or constant frequency).
INPUT
2.7 V to
5.4 V 10 µF
+
SKIP COM CLK
IN
IN
2.2 µF
C1+
C2+
C1−
C2−
ENABLE
OFF/ON
SKIP COM CLK
OUT
OUT
TPS60110 FB
15 µF
2.2 µF
+
2.2 µF
SYNC
IN
IN
OUT
OUT
TPS60110 FB
C1+
C2+
C1−
C2−
ENABLE
PGND GND
+
OUTPUT
5V
300 mA
68 µF
2.2 µF
SYNC
PGND GND
Figure 28. Paralleling of Two TPS60110
TPS60110 with LC output filter for ultra low ripple
For applications where extremely low output ripple is required, a small LC filter is recommended. This is shown
in Figure 29. The addition of a small inductor and filter capacitor will reduce the output ripple well below what
could be achieved with capacitors alone. The corner frequency of 500 kHz was chosen above the 300 kHz
switching frequency to avoid loop stability issues in case the feedback is taken from the output of the LC filter.
Leaving the feedback (FB) connection point before the LC filter, the filter capacitance value can be increased
to achieve even higher ripple attenuation without affecting stability margin.
0.1 µH
SKIP COM CLK
INPUT
2.7 V to 5.4 V
CIN
15 µF
IN
IN
+
C1F
2.2 µF
CO = 33 µF
OUTPUT
5 V 300 mA
1 µF
OUT
OUT
TPS60110 FB
C1+
C2+
C1−
C2−
ENABLE
OFF/ON
+
+
C2F
2.2 µF
SYNC
PGND GND
Figure 29. TPS60110 With LC Filter for Ultra Low Output Ripple Applications
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
SLVS215C − JUNE 1999 − REVISED AUGUST 2008
APPLICATION INFORMATION
related information
application reports
For more application information see:
D PowerPAD Application Report (Literature Number: SLMA002)
D TPS6010x/TPS6011x Charge Pump Application Report (Literature Number: SLVA070)
device family products
Other devices in this family are:
18
PART NUMBER
LITERATURE
NUMBER
TPS60100
SLVS213
Regulated 3.3-V, 200-mA Low-Noise Charge Pump DC/DC Converter
TPS60101
SLVS214
Regulated 3.3-V, 100-mA Low-Noise Charge Pump DC/DC Converter
TPS60111
SLVS216
Regulated 5-V, 150-mA Low-Noise Charge Pump DC/DC Converter
DESCRIPTION
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
(2)
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
(3)
(4)
TPS60110PWP
ACTIVE
HTSSOP
PWP
20
70
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS60110
TPS60110PWPG4
ACTIVE
HTSSOP
PWP
20
70
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS60110
TPS60110PWPR
ACTIVE
HTSSOP
PWP
20
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS60110
TPS60110PWPRG4
ACTIVE
HTSSOP
PWP
20
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS60110
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
11-Apr-2013
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Jan-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
TPS60110PWPR
Package Package Pins
Type Drawing
SPQ
HTSSOP
2000
PWP
20
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
330.0
16.4
Pack Materials-Page 1
6.95
B0
(mm)
K0
(mm)
P1
(mm)
7.1
1.6
8.0
W
Pin1
(mm) Quadrant
16.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
26-Jan-2013
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS60110PWPR
HTSSOP
PWP
20
2000
367.0
367.0
38.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated