CY7C1392KV18 CY7C1393KV18 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Features Configurations ■ 18-Mbit density (2M × 8, 1M × 18) CY7C1392KV18 – 2M × 8 ■ 333-MHz clock for high bandwidth CY7C1393KV18 – 1M × 18 ■ Two-word burst for reducing address bus frequency Functional Description ■ Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz ■ Two input clocks (K and K) for precise DDR timing ❐ SRAM uses rising edges only ■ Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches ■ Echo clocks (CQ and CQ) simplify data capture in high-speed systems ■ Synchronous internally self timed writes ■ DDR II operates with 1.5 cycle read latency when DOFF is asserted HIGH ■ Operates similar to DDR I device with one cycle read latency when DOFF is asserted LOW ■ 1.8 V core power supply with HSTL inputs and outputs ■ Variable drive HSTL output buffers ■ Expanded HSTL output voltage (1.4 V–VDD) ❐ Supports both 1.5 V and 1.8 V I/O supply ■ Available in 165-ball FBGA package (13 × 15 × 1.4 mm) ■ Offered in both Pb-free and non Pb-free packages ■ JTAG 1149.1 compatible test access port ■ Phase locked loop (PLL) for accurate data placement The CY7C1392KV18 and CY7C1393KV18 are 1.8 V Synchronous Pipelined SRAMs, equipped with DDR II SIO (double data rate separate I/O) architecture. The DDR II SIO consists of two separate ports: the read port and the write port to access the memory array. The read port has data outputs to support read operations and the write port has data inputs to support write operations. The DDR II SIO has separate data inputs and data outputs to completely eliminate the need to ‘turnaround’ the data bus required with common I/O devices. Access to each port is accomplished through a common address bus. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and C if provided, or on the rising edge of K and K if C/C are not provided. Each address location is associated with two 8-bit words in the case of CY7C1392KV18 and two 18-bit words in the case of CY7C1393KV18 that burst sequentially into or out of the device. Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs are tightly matched to the two output echo clocks CQ/CQ, eliminating the need to capture data separately from each individual DDR II SIO SRAM in the system design. Output data clocks (C/C) enable maximum system clocking and data synchronization flexibility. All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the C or C (or K or K in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry. For a complete list of related documentation, click here. Selection Guide Description Maximum operating frequency Maximum operating current ×8 × 18 Cypress Semiconductor Corporation Document Number: 001-58907 Rev. *G • 198 Champion Court • 333 MHz 300 MHz 333 300 Not Offered Not Offered 450 430 250 MHz Unit 250 MHz 370 mA 380 San Jose, CA 95134-1709 • 408-943-2600 Revised January 19, 2016 CY7C1392KV18 CY7C1393KV18 Logic Block Diagram – CY7C1392KV18 K K CLK Gen. DOFF LD LD Control Logic R/W C Read Data Reg. 16 R/W VREF Read Add. Decode Address Register Write Data Reg 1M x 8 Array 20 Write Data Reg 1M x 8 Array A(19:0) 8 Write Add. Decode D[7:0] Control Logic C CQ 8 8 Reg. Reg. 8 Reg. 8 NWS[1:0] CQ 8 Q[7:0] Logic Block Diagram – CY7C1393KV18 K K CLK Gen. DOFF LD LD Control Logic R/W C Read Data Reg. C CQ 36 R/W VREF Read Add. Decode Address Register Write Data Reg 512K x 18 Array 19 Write Data Reg 512K x 18 Array A(18:0) 18 Write Add. Decode D[17:0] 18 Control Logic BWS[1:0] Document Number: 001-58907 Rev. *G 18 Reg. Reg. 18 Reg. 18 CQ 18 Q[17:0] Page 2 of 31 CY7C1392KV18 CY7C1393KV18 Contents Pin Configurations ........................................................... 4 Pin Definitions .................................................................. 6 Functional Overview ........................................................ 7 Read Operations ......................................................... 7 Write Operations ......................................................... 8 Byte Write Operations ................................................. 8 Single Clock Mode ...................................................... 8 DDR Operation ............................................................ 8 Depth Expansion ......................................................... 8 Programmable Impedance .......................................... 8 Echo Clocks ................................................................ 8 PLL .............................................................................. 8 Application Example ........................................................ 9 Truth Table ...................................................................... 10 Write Cycle Descriptions ............................................... 10 IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 11 Disabling the JTAG Feature ...................................... 11 Test Access Port ....................................................... 11 Performing a TAP Reset ........................................... 11 TAP Registers ........................................................... 11 TAP Instruction Set ................................................... 11 TAP Controller State Diagram ....................................... 13 TAP Controller Block Diagram ...................................... 14 TAP Electrical Characteristics ...................................... 14 TAP AC Switching Characteristics ............................... 15 TAP Timing and Test Conditions .................................. 16 Identification Register Definitions ................................ 17 Scan Register Sizes ....................................................... 17 Instruction Codes ........................................................... 17 Document Number: 001-58907 Rev. *G Boundary Scan Order .................................................... 18 Power Up Sequence in DDR II SRAM ........................... 19 Power Up Sequence ................................................. 19 PLL Constraints ......................................................... 19 Maximum Ratings ........................................................... 20 Operating Range ............................................................. 20 Neutron Soft Error Immunity ......................................... 20 Electrical Characteristics ............................................... 20 DC Electrical Characteristics ..................................... 20 AC Electrical Characteristics ..................................... 22 Capacitance .................................................................... 22 Thermal Resistance ........................................................ 22 AC Test Loads and Waveforms ..................................... 22 Switching Characteristics .............................................. 23 Switching Waveforms .................................................... 25 Ordering Information ...................................................... 26 Ordering Code Definitions ......................................... 26 Package Diagram ............................................................ 27 Acronyms ........................................................................ 28 Document Conventions ................................................. 28 Units of Measure ....................................................... 28 Document History Page ................................................. 29 Sales, Solutions, and Legal Information ...................... 31 Worldwide Sales and Design Support ....................... 31 Products .................................................................... 31 PSoC® Solutions ...................................................... 31 Cypress Developer Community ................................. 31 Technical Support ..................................................... 31 Page 3 of 31 CY7C1392KV18 CY7C1393KV18 Pin Configurations The pin configurations for CY7C1392KV18 and CY7C1393KV18 follow. [1] Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout CY7C1392KV18 (2M × 8) 1 2 3 4 5 6 7 8 9 10 11 A CQ NC/72M A R/W NWS1 K NC/144M LD A NC/36M CQ B NC NC NC A NC/288M K NWS0 A NC NC Q3 C NC NC NC VSS A A A VSS NC NC D3 D NC D4 NC VSS VSS VSS VSS VSS NC NC NC E NC NC Q4 VDDQ VSS VSS VSS VDDQ NC D2 Q2 F NC NC NC VDDQ VDD VSS VDD VDDQ NC NC NC G NC D5 Q5 VDDQ VDD VSS VDD VDDQ NC NC NC H DOFF VREF VDDQ VDDQ VDD VSS VDD VDDQ VDDQ VREF ZQ J NC NC NC VDDQ VDD VSS VDD VDDQ NC Q1 D1 K NC NC NC VDDQ VDD VSS VDD VDDQ NC NC NC L NC Q6 D6 VDDQ VSS VSS VSS VDDQ NC NC Q0 M NC NC NC VSS VSS VSS VSS VSS NC NC D0 N NC D7 NC VSS A A A VSS NC NC NC P NC NC Q7 A A C A A NC NC NC R TDO TCK A A A C A A A TMS TDI Note 1. NC/36M, NC/72M, NC/144 M, and NC/288M are not connected to the die and can be tied to any voltage level. Document Number: 001-58907 Rev. *G Page 4 of 31 CY7C1392KV18 CY7C1393KV18 Pin Configurations (continued) The pin configurations for CY7C1392KV18 and CY7C1393KV18 follow. [1] Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout CY7C1393KV18 (1M × 18) 1 2 3 NC/144M NC/36M 4 5 6 7 8 9 10 11 R/W BWS1 K NC/288M LD A NC/72M CQ A NC K BWS0 A NC NC Q8 A CQ B NC C NC NC D10 VSS A A A VSS NC Q7 D8 D NC D11 Q10 VSS VSS VSS VSS VSS NC NC D7 E NC NC Q11 VDDQ VSS VSS VSS VDDQ NC D6 Q6 F NC Q12 D12 VDDQ VDD VSS VDD VDDQ NC NC Q5 Q9 D9 G NC D13 Q13 VDDQ VDD VSS VDD VDDQ NC NC D5 H DOFF VREF VDDQ VDDQ VDD VSS VDD VDDQ VDDQ VREF ZQ J NC NC D14 VDDQ VDD VSS VDD VDDQ NC Q4 D4 K NC NC Q14 VDDQ VDD VSS VDD VDDQ NC D3 Q3 L NC Q15 D15 VDDQ VSS VSS VSS VDDQ NC NC Q2 M NC NC D16 VSS VSS VSS VSS VSS NC Q1 D2 N NC D17 Q16 VSS A A A VSS NC NC D1 P NC NC Q17 A A C A A NC D0 Q0 R TDO TCK A A A C A A A TMS TDI Document Number: 001-58907 Rev. *G Page 5 of 31 CY7C1392KV18 CY7C1393KV18 Pin Definitions Pin Name I/O Pin Description D[x:0] InputData input signals. Sampled on the rising edge of K and K clocks during valid write operations. synchronous CY7C1392KV18 - D[7:0] CY7C1393KV18 - D[17:0] LD InputSynchronous load. This input is brought LOW when a bus cycle sequence is defined. This definition synchronous includes address and read/write direction. All transactions operate on a burst of 2 data (one clock period of bus activity). NWS0, NWS1 – Nibble write select 0, 1 Active LOW (CY7C1392KV18 only). Sampled on the rising edge of the K and K clocks during Write operations. Used to select which nibble is written into the device during the current portion of the Write operations.Nibbles not written remain unaltered. NWS0 controls D[3:0] and NWS1 controls D[7:4]. All Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select ignores the corresponding nibble of data and it is not written into the device. BWS0, BWS1 InputByte write select 0 and 1 Active LOW. Sampled on the rising edge of the K and K clocks during write synchronous operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1393KV18 BWS0 controls D[8:0], BWS1 controls D[17:9]. All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and it is not written into the device. A InputAddress inputs. Sampled on the rising edge of the K clock during active read and write operations. synchronous These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2M × 8 (2 arrays each of 1M × 8) for CY7C1392KV18 and 1M × 18 (2 arrays each of 512K × 18) for CY7C1393KV18. Therefore, only 20 address inputs are needed to access the entire memory array of CY7C1392KV18 and 19 address inputs for CY7C1393KV18. These inputs are ignored when the appropriate port is deselected. Q[x:0] OutputsData output signals. These pins drive out the requested data during a read operation. Valid data is synchronous driven out on the rising edge of both the C and C clocks during read operations, or K and K when in single clock mode. When the read port is deselected, Q[x:0] are automatically tristated. CY7C1392KV18 Q[7:0] CY7C1393KV18 Q[17:0] R/W InputSynchronous read/write input. When LD is LOW, this input designates the access type (read when synchronous R/W is HIGH, write when R/W is LOW) for the loaded address. R/W must meet the setup and hold times around the edge of K. C Input clock Positive input clock for output data. C is used in conjunction with C to clock out the read data from the device. C and C can be used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 9 for further details. C Input clock Negative input clock for output data. C is used in conjunction with C to clock out the read data from the device. C and C can be used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 9 for further details. K Input clock Positive input clock input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q[x:0] when in single clock mode. All accesses are initiated on the rising edge of K. K Input clock Negative input clock input. K is used to capture synchronous inputs being presented to the device and to drive out data through Q[x:0] when in single clock mode. CQ Echo clock CQ referenced with respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks is shown in the Switching Characteristics on page 23. CQ Echo clock CQ referenced with respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks is shown in the Switching Characteristics on page 23. Document Number: 001-58907 Rev. *G Page 6 of 31 CY7C1392KV18 CY7C1393KV18 Pin Definitions (continued) Pin Name I/O Pin Description ZQ Input Output impedance matching input. This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to VDDQ, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected. DOFF Input PLL turn off Active LOW. Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin is connected to a pull up through a 10 K ohm or less pull up resistor. The device behaves in DDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR I timing. TDO Output TDO pin for JTAG. TCK Input TCK pin for JTAG. TDI Input TDI pin for JTAG. TMS Input TMS pin for JTAG. NC N/A Not connected to the die. Can be tied to any voltage level. NC/36M N/A Not connected to the die. Can be tied to any voltage level. NC/72M N/A Not connected to the die. Can be tied to any voltage level. NC/144M N/A Not connected to the die. Can be tied to any voltage level. NC/288M N/A Not connected to the die. Can be tied to any voltage level. VREF VDD VSS VDDQ Inputreference Reference voltage input. Static input used to set the reference level for HSTL inputs, Outputs, and AC measurement points. Power supply Power supply inputs to the core of the device. Ground Ground for the device. Power supply Power supply inputs for the outputs of the device. Functional Overview The CY7C1392KV18 and CY7C1393KV18 are synchronous pipelined Burst SRAMs equipped with a DDR II Separate I/O interface, which operates with a read latency of one and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to VSS the device behaves in DDR I mode with a read latency of one clock cycle. Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and K) and all output timing is referenced to the rising edge of the output clocks (C/C, or K/K when in single clock mode). All synchronous data inputs (D[x:0]) pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs (Q[x:0]) pass through output registers controlled by the rising edge of the output clocks (C/C, or K/K when in single-clock mode). All synchronous control (R/W, LD, BWS[0:X]) inputs pass through input registers controlled by the rising edge of the input clock (K). CY7C1393KV18 is described in the following sections. The same basic descriptions apply to CY7C1392KV18. Document Number: 001-58907 Rev. *G Read Operations The CY7C1393KV18 is organized internally as two arrays of 512 K × 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the read address register. Following the next K clock rise the corresponding lowest order 18-bit word of data is driven onto the Q[17:0] using C as the output timing reference. On the subsequent rising edge of C, the next 18-bit data word is driven onto the Q[17:0]. The requested data is valid 0.45 ns from the rising edge of the output clock (C or C, or K and K when in single clock mode, 250 MHz device). Read accesses can be initiated on every rising edge of the positive input clock (K). This pipelines the data flow such that data is transferred out of the device on every rising edge of the output clocks, C/C (or K/K when in single clock mode). The CY7C1393KV18 first completes the pending read transactions, when read access is deselected. Synchronous internal circuitry automatically tristates the output following the next rising edge of the positive output clock (C). Page 7 of 31 CY7C1392KV18 CY7C1393KV18 Write Operations Write operations are initiated by asserting R/W LOW and LD LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise the data presented to D[17:0] is latched and stored into the 18-bit write data register, provided BWS[1:0] are both asserted active. On the subsequent rising edge of the negative input clock (K) the information presented to D[17:0] is also stored into the write data register, provided BWS[1:0] are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (K). This pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and K). When Write access is deselected, the device ignores all inputs after the pending write operations are completed. Byte Write Operations Byte write operations are supported by the CY7C1393KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by BWS0 and BWS1, which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature is used to simplify read, modify, and write operations to a byte write operation. Single Clock Mode The CY7C1393KV18 is used with a single clock that controls both the input and output registers. In this mode the device recognizes only a single pair of input clocks (K and K) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and C/C clocks. All timing parameters remain the same in this mode. To use this mode of operation, tie C and C HIGH at power on. This function is a strap option and not alterable during device operation. DDR Operation The CY7C1393KV18 enables high performance operation through high clock frequencies (achieved through pipelining) and double data rate mode of operation. Document Number: 001-58907 Rev. *G If a read occurs after a write cycle, address and data for the write are stored in registers. The write information must be stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a posted write. Depth Expansion Depth expansion requires replicating the LD control signal for each bank. All other control signals can be common between banks as appropriate. Programmable Impedance An external resistor, RQ, must be connected between the ZQ pin on the SRAM and VSS to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175 and 350 , with VDDQ = 1.5 V. The output impedance is adjusted every 1024 cycles at power up to account for drifts in supply voltage and temperature. Echo Clocks Echo clocks are provided on the DDR II to simplify data capture on high speed systems. Two echo clocks are generated by the DDR II. CQ is referenced with respect to C and CQ is referenced with respect to C. These are free running clocks and are synchronized to the output clock of the DDR II. In the single clock mode, CQ is generated with respect to K and CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 23. PLL These chips use a Phase Locked Loop (PLL) that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the PLL is locked after 20 s of stable clock. The PLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock it to the desired frequency. The PLL automatically locks 20 s after a stable clock is presented. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in DDR I mode (with one cycle latency and a longer access time). Page 8 of 31 CY7C1392KV18 CY7C1393KV18 Application Example Figure 2 shows four DDR II SIO used in an application. Figure 2. Application Example (Width Expansion) SRAM#1 ZQ CQ/CQ D[x:0] Q[x:0] A RPS WPS BWS C C K K RQ SRAM#2 ZQ CQ/CQ D[x:0] Q[x:0] A RPS WPS BWS C C K K RQ DATA IN[2x:0] DATA OUT [2x:0] ADDRESS RPS WPS BWS CLKIN1/CLKIN1 CLKIN2/CLKIN2 SOURCE K SOURCE K DELAYED K DELAYED K FPGA / ASIC Document Number: 001-58907 Rev. *G Page 9 of 31 CY7C1392KV18 CY7C1393KV18 Truth Table The truth table for CY7C1392KV18 and CY7C1393KV18 follows. [2, 3, 4, 5, 6, 7] Operation K LD R/W Write cycle: Load address; wait one cycle; input write data on consecutive K and K rising edges. L–H L L D(A + 0) at K(t + 1) D(A + 1) at K(t + 1) Read cycle: Load address; wait one and a half cycle; read data on consecutive C and C rising edges. L–H L H Q(A + 0) at C(t + 1) Q(A + 1) at C(t + 2) NOP: No operation L–H H X High-Z High-Z Stopped X X Previous state Previous state Standby: Clock stopped DQ DQ Write Cycle Descriptions The write cycle description table for CY7C1392KV18 and CY7C1393KV18 follows. [2, 8] BWS0/ BWS1/ K K L L–H – L L – L H L–H L H – H L L–H H L – H H L–H H H – NWS0 NWS1 L Comments During the data portion of a write sequence CY7C1392KV18 both nibbles (D[7:0]) are written into the device. CY7C1393KV18 both bytes (D[17:0]) are written into the device. L-H During the data portion of a write sequence: CY7C1392KV18 both nibbles (D[7:0]) are written into the device. CY7C1393KV18 both bytes (D[17:0]) are written into the device. – During the data portion of a write sequence: CY7C1392KV18 only the lower nibble (D[3:0]) is written into the device, D[7:4] remains unaltered. CY7C1393KV18 only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered. L–H During the data portion of a write sequence CY7C1392KV18 only the lower nibble (D[3:0]) is written into the device, D[7:4] remains unaltered. CY7C1393KV18 only the lower byte (D[8:0]) is written into the device, D[17:9] remains unaltered. – During the data portion of a write sequence CY7C1392KV18 only the upper nibble (D[7:4]) is written into the device, D[3:0] remains unaltered. CY7C1393KV18 only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered. L–H During the data portion of a write sequence CY7C1392KV18 only the upper nibble (D[7:4]) is written into the device, D[3:0] remains unaltered. CY7C1393KV18 only the upper byte (D[17:9]) is written into the device, D[8:0] remains unaltered. – No data is written into the devices during this portion of a write operation. L–H No data is written into the devices during this portion of a write operation. Notes 2. X = ‘Don't Care’, H = Logic HIGH, L = Logic LOW, represents rising edge. 3. Device powers up deselected with the outputs in a tristate condition. 4. ‘A’ represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst. 5. ‘t’ represents the cycle at which a read/write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the ‘t’ clock cycle. 6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode. 7. Ensure that when the clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically. 8. Is based on a write cycle that was initiated in accordance with the Truth Table. NWS0, NWS1, BWS0 and BWS1can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved. Document Number: 001-58907 Rev. *G Page 10 of 31 CY7C1392KV18 CY7C1393KV18 IEEE 1149.1 Serial Boundary Scan (JTAG) These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels. Disabling the JTAG Feature It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to VDD through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device. Test Access Port Test Clock The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK. Test Mode Select (TMS) The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level. Test Data-In (TDI) The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register. Test Data-Out (TDO) The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. Performing a TAP Reset A Reset is performed by forcing TMS HIGH (VDD) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and is performed when the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high-Z state. TAP Registers Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK. Document Number: 001-58907 Rev. *G Instruction Register Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 14. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section. When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary “01” pattern to enable fault isolation of the board level serial test path. Bypass Register To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (VSS) when the BYPASS instruction is executed. Boundary Scan Register The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the input and output ring. The Boundary Scan Order on page 18 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO. Identification (ID) Register The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and is shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17. TAP Instruction Set Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state. Page 11 of 31 CY7C1392KV18 CY7C1393KV18 IDCODE The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a test-logic-reset state. SAMPLE Z The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is supplied during the Update IR state. SAMPLE/PRELOAD SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register. PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation. The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in. BYPASS When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board. EXTEST The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state. EXTEST OUTPUT BUS TRISTATE IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode. The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible. The boundary scan register has a special bit located at bit #47. When this scan cell, called the “extest output bus tristate,” is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition. To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (tCS and tCH). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register. This bit is set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set LOW to enable the output when the device is powered up, and also when the TAP controller is in the test-logic-reset state. After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins. Reserved Document Number: 001-58907 Rev. *G These instructions are not implemented but are reserved for future use. Do not use these instructions. Page 12 of 31 CY7C1392KV18 CY7C1393KV18 TAP Controller State Diagram The state diagram for the TAP controller follows. [9] 1 Test-Logic Reset 0 0 Test-Logic/ Idle 1 Select DR-Scan 1 1 Select IR-Scan 0 0 1 1 Capture-DR Capture-IR 0 0 Shift-DR 0 Shift-IR 1 1 Exit1-DR 1 Exit1-IR 0 0 Pause-IR 1 0 1 Exit2-DR 0 Exit2-IR 1 1 Update-IR Update-DR 1 1 0 Pause-DR 0 0 0 1 0 Note 9. The 0/1 next to each state represents the value at TMS at the rising edge of TCK. Document Number: 001-58907 Rev. *G Page 13 of 31 CY7C1392KV18 CY7C1393KV18 TAP Controller Block Diagram 0 Bypass Register 2 Selection Circuitry TDI 1 0 Selection Circuitry Instruction Register 31 30 29 . . 2 1 0 1 0 TDO Identification Register 106 . . . . 2 Boundary Scan Register TCK TAP Controller TMS TAP Electrical Characteristics Over the Operating Range Parameter [10, 11, 12] Min Max Unit VOH1 Output HIGH voltage Description IOH =2.0 mA Test Conditions 1.4 – V VOH2 Output HIGH voltage IOH =100 A 1.6 – V VOL1 Output LOW voltage IOL = 2.0 mA – 0.4 V VOL2 Output LOW voltage IOL = 100 A – 0.2 V VIH Input HIGH voltage – VIL Input LOW voltage – IX Input and output load current GND VI VDD 0.65 × VDD VDD + 0.3 V –0.3 0.35 × VDD V –5 5 A Notes 10. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics on page 20. 11. Overshoot: VIH(AC) < VDDQ + 0.85 V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > 1.5 V (Pulse width less than tCYC/2). 12. All Voltage referenced to Ground. Document Number: 001-58907 Rev. *G Page 14 of 31 CY7C1392KV18 CY7C1393KV18 TAP AC Switching Characteristics Over the Operating Range Parameter [13, 14] Description Min Max Unit 50 – ns tTCYC TCK Clock Cycle Time tTF TCK Clock Frequency – 20 MHz tTH TCK Clock HIGH 20 – ns tTL TCK Clock LOW 20 – ns tTMSS TMS Setup to TCK Clock Rise 5 – ns tTDIS TDI Setup to TCK Clock Rise 5 – ns tCS Capture Setup to TCK Rise 5 – ns tTMSH TMS Hold after TCK Clock Rise 5 – ns tTDIH TDI Hold after Clock Rise 5 – ns tCH Capture Hold after Clock Rise 5 – ns Setup Times Hold Times Output Times tTDOV TCK Clock LOW to TDO Valid – 10 ns tTDOX TCK Clock LOW to TDO Invalid 0 – ns Notes 13. tCS and tCH refer to the setup and hold time requirements of latching data from the boundary scan register. 14. Test conditions are specified using the load in TAP AC Test Conditions. tR/tF = 1 ns. Document Number: 001-58907 Rev. *G Page 15 of 31 CY7C1392KV18 CY7C1393KV18 TAP Timing and Test Conditions Figure 3 shows the TAP timing and test conditions. [15] Figure 3. TAP Timing and Test Conditions 0.9 V All Input Pulses 1.8 V 0.9 V 50 TDO 0V Z0 = 50 (a) CL = 20 pF tTH GND tTL Test Clock TCK tTMSH tTMSS tTCYC Test Mode Select TMS tTDIS tTDIH Test Data In TDI Test Data Out TDO tTDOV tTDOX Note 15. Test conditions are specified using the load in TAP AC Test Conditions. tR/tF = 1 ns. Document Number: 001-58907 Rev. *G Page 16 of 31 CY7C1392KV18 CY7C1393KV18 Identification Register Definitions Value Instruction Field CY7C1392KV18 Revision number (31:29) 000 000 Cypress device ID (28:12) 11010100010000101 11010100010010101 Cypress JEDEC ID (11:1) 00000110100 00000110100 1 1 ID register presence (0) Description CY7C1393KV18 Version number. Defines the type of SRAM. Allows unique identification of SRAM vendor. Indicates the presence of an ID register. Scan Register Sizes Register Name Bit Size Instruction 3 Bypass 1 ID 32 Boundary Scan 107 Instruction Codes Instruction Code Description EXTEST 000 Captures the input and output ring contents. IDCODE 001 Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation. SAMPLE Z 010 Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state. RESERVED 011 Do not use: This instruction is reserved for future use. SAMPLE/PRELOAD 100 Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. RESERVED 101 Do not use: This instruction is reserved for future use. RESERVED 110 Do not use: This instruction is reserved for future use. BYPASS 111 Places the bypass register between TDI and TDO. This operation does not affect SRAM operation. Document Number: 001-58907 Rev. *G Page 17 of 31 CY7C1392KV18 CY7C1393KV18 Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit # Bump ID Bit # Bump ID 0 6R 28 10G 56 6A 84 2J 1 6P 29 9G 57 5B 85 3K 2 6N 30 11F 58 5A 86 3J 3 7P 31 11G 59 4A 87 2K 4 7N 32 9F 60 5C 88 1K 5 7R 33 10F 61 4B 89 2L 6 8R 34 11E 62 3A 90 3L 7 8P 35 10E 63 1H 91 1M 8 9R 36 10D 64 1A 92 1L 9 11P 37 9E 65 2B 93 3N 10 10P 38 10C 66 3B 94 3M 11 10N 39 11D 67 1C 95 1N 12 9P 40 9C 68 1B 96 2M 13 10M 41 9D 69 3D 97 3P 14 11N 42 11B 70 3C 98 2N 15 9M 43 11C 71 1D 99 2P 16 9N 44 9B 72 2C 100 1P 17 11L 45 10B 73 3E 101 3R 18 11M 46 11A 74 2D 102 4R 19 9L 47 Internal 75 2E 103 4P 20 10L 48 9A 76 1E 104 5P 21 11K 49 8B 77 2F 105 5N 22 10K 50 7C 78 3F 106 5R 23 9J 51 6C 79 1G 24 9K 52 8A 80 1F 25 10J 53 7A 81 3G 26 11J 54 7B 82 2G 27 11H 55 6B 83 1J Document Number: 001-58907 Rev. *G Page 18 of 31 CY7C1392KV18 CY7C1393KV18 Power Up Sequence in DDR II SRAM PLL Constraints DDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. ■ PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as tKC Var. ■ The PLL functions at frequencies down to 120 MHz. ■ If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 s of stable clock to relock to the desired clock frequency. Power Up Sequence ■ Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW). ❐ Apply VDD before VDDQ. ❐ Apply VDDQ before VREF or at the same time as VREF. ❐ Drive DOFF HIGH. ■ Provide stable DOFF (HIGH), power and clock (K, K) for 20 s to lock the PLL. ~ ~ Figure 4. Power Up Waveforms K K ~ ~ Unstable Clock > 20μs Stable clock Start Normal Operation Clock Start (Clock Starts after V DD / V DDQ Stable) VDD / VDDQ DOFF Document Number: 001-58907 Rev. *G V DD / V DDQ Stable (< +/- 0.1V DC per 50ns ) Fix HIGH (or tie to VDDQ) Page 19 of 31 CY7C1392KV18 CY7C1393KV18 Maximum Ratings Operating Range Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Range Storage temperature ................................ –65 °C to +150 °C Commercial Ambient temperature with power applied ................................... –55 °C to +125 °C Industrial Supply voltage on VDD relative to GND ....................................–0.5 V to +2.9 V Supply voltage on VDDQ relative to GND ...... –0.5 V to +VDD Ambient Temperature (TA) VDD [17] VDDQ [17] 0 °C to +70 °C 1.8 ± 0.1 V 1.4 V to VDD –40 °C to +85 °C Neutron Soft Error Immunity DC applied to outputs in High Z ........ –0.5 V to VDDQ + 0.3 V DC input voltage [16] ........................... –0.5 V to VDD + 0.3 V Current into outputs (LOW) ........................................ 20 mA Static discharge voltage (MIL-STD-883, M. 3015) ......................................... > 2001 V Latch up current ..................................................... > 200 mA Test Conditions Typ Parameter Description Max* Unit LSBU Logical single-bit upsets 25 °C 197 216 FIT/ Mb LMBU Logical multi-bit upsets 25 °C 0 0.01 FIT/ Mb SEL Single event latch up 85 °C 0 0.1 FIT/ Dev * No LMBU or SEL events occurred during testing; this column represents a statistical 2, 95% confidence limit calculation. For more details refer to Application Note, Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates - AN54908. Electrical Characteristics Over the Operating Range DC Electrical Characteristics Over the Operating Range Parameter [18] Description VDD Power supply voltage Test Conditions – Min Typ Max Unit 1.7 1.8 1.9 V VDDQ I/O supply voltage – 1.4 1.5 VDD V VOH Output HIGH voltage Note 19 VDDQ/2 – 0.12 – VDDQ/2 + 0.12 V VOL Output LOW voltage Note 20 VDDQ/2 – 0.12 – VDDQ/2 + 0.12 V VOH(LOW) Output HIGH voltage IOH =0.1 mA, nominal impedance VDDQ – 0.2 – VDDQ V VOL(LOW) Output LOW voltage IOL = 0.1 mA, nominal impedance VSS – 0.2 V VIH Input HIGH voltage – VREF + 0.1 – VDDQ + 0.3 V VIL Input LOW voltage – –0.3 – VREF – 0.1 V IX Input leakage current GND VI VDDQ 5 – 5 A IOZ Output leakage current GND VI VDDQ, output disabled VREF Input reference voltage [21] Typical value = 0.75 V 5 – 5 A 0.68 0.75 0.95 V Notes 16. Overshoot: VIH(AC) < VDDQ + 0.85 V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > 1.5 V (Pulse width less than tCYC/2). 17. Power up: assumes a linear ramp from 0 V to VDD(min) within 200 ms. During this time VIH < VDD and VDDQ < VDD. 18. All Voltage referenced to Ground. 19. Outputs are impedance controlled. IOH = –(VDDQ/2)/(RQ/5) for values of 175 < RQ < 350 . 20. Outputs are impedance controlled. IOL = (VDDQ/2)/(RQ/5) for values of 175 < RQ < 350 . 21. VREF(min) = 0.68 V or 0.46 VDDQ, whichever is larger, VREF(max) = 0.95 V or 0.54 VDDQ, whichever is smaller. Document Number: 001-58907 Rev. *G Page 20 of 31 CY7C1392KV18 CY7C1393KV18 Electrical Characteristics (continued) Over the Operating Range DC Electrical Characteristics (continued) Over the Operating Range Parameter [18] IDD [22] ISB1 Description VDD operating supply Automatic power down current Test Conditions Min Typ Max Unit VDD = Max, IOUT = 0 mA, 333 MHz (× 18) f = fMAX = 1/tCYC 300 MHz (× 18) – – 450 mA – – 430 mA 250 MHz (× 8) – – 370 mA Max VDD, Both ports deselected, VIN VIH or VIN VIL f = fMAX = 1/tCYC, inputs static (× 18) – – 380 333 MHz (× 18) – – 270 mA 300 MHz (× 18) – – 260 mA 250 MHz (× 8) – – 250 mA (× 18) – – 250 Note 22. The operation current is calculated with 50% read cycle and 50% write cycle. Document Number: 001-58907 Rev. *G Page 21 of 31 CY7C1392KV18 CY7C1393KV18 AC Electrical Characteristics Over the Operating Range Parameter [23] Description Test Conditions Min Typ Max Unit VIH Input HIGH voltage – VREF + 0.2 – – V VIL Input LOW voltage – – – VREF – 0.2 V Max Unit 4 pF 4 pF Capacitance Parameter [24] Description CIN Input capacitance CO Output capacitance Test Conditions TA = 25 C, f = 1 MHz, VDD = 1.8 V, VDDQ = 1.5 V Thermal Resistance Parameter [24] JA (0 m/s) Description Thermal resistance (junction to ambient) JA (1 m/s) 165-ball FBGA Unit Package Test Conditions Socketed on a 170 × 220 × 2.35 mm, eight-layer printed circuit board JA (3 m/s) 18.96 °C/W 17.89 °C/W 17.12 °C/W JB Thermal resistance (junction to board) 15.94 °C/W JC Thermal resistance (junction to case) 5.79 °C/W AC Test Loads and Waveforms Figure 5. AC Test Loads and Waveforms VREF = 0.75 V VREF 0.75 V VREF Output Z0 = 50 Device Under Test ZQ RL = 50 VREF = 0.75 V R = 50 All Input Pulses 1.25 V 0.75 V Output Device Under Test ZQ RQ = 250 (a) 0.75 V Including JIG and Scope 5 pF [25] 0.25 V Slew Rate = 2 V/ns RQ = 250 (b) Notes 23. Overshoot: VIH(AC) < VDDQ + 0.85 V (Pulse width less than tCYC/2), Undershoot: VIL(AC) > 1.5 V (Pulse width less than tCYC/2). 24. Tested initially and after any design or process change that may affect these parameters. 25. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 , VDDQ = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified IOL/IOH and load capacitance shown in (a) of Figure 5. Document Number: 001-58907 Rev. *G Page 22 of 31 CY7C1392KV18 CY7C1393KV18 Switching Characteristics Over the Operating Range Parameters [26, 27] Cypress Consortium Parameter Parameter 333 MHz Description VDD(typical) to the first access [28] tPOWER 300 MHz 250 MHz Unit Min Max Min Max Min Max 1 – 1 – 1 – ms tCYC tKHKH K clock and C clock cycle time 3.0 8.4 3.3 8.4 4.0 8.4 ns tKH tKHKL Input clock (K/K; C/C) HIGH 1.20 – 1.32 – 1.6 – ns tKL tKLKH Input clock (K/K; C/C) LOW 1.20 – 1.32 – 1.6 – ns tKHKH tKHKH K clock rise to K clock rise and C to C rise (rising edge to rising edge) 1.35 – 1.49 – 1.8 – ns tKHCH tKHCH K/K clock rise to C/C clock rise (rising edge to rising edge) 0 1.30 0 1.45 0 1.8 ns Setup Times tSA tAVKH Address setup to K clock rise 0.4 – 0.4 – 0.5 – ns tSC tIVKH Control setup to K clock rise (LD, R/W) 0.4 – 0.4 – 0.5 – ns tSCDDR tIVKH Double data rate control setup to clock (K/K) rise (BWS0, BWS1) 0.3 – 0.3 – 0.35 – ns tSD tDVKH D[X:0] setup to clock (K/K) rise 0.3 – 0.3 – 0.35 – ns tHA tKHAX Address hold after K clock rise 0.4 – 0.4 – 0.5 – ns tHC tKHIX Control hold after K clock rise (LD, R/W) 0.4 – 0.4 – 0.5 – ns tHCDDR tKHIX Double data rate control hold after clock (K/K) rise (BWS0, BWS1) 0.3 – 0.3 – 0.35 – ns tHD tKHDX D[X:0] hold after clock (K/K) rise 0.3 – 0.3 – 0.35 – ns Hold Times Notes 26. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 , VDDQ = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified IOL/IOH and load capacitance shown in (a) of Figure 5 on page 22. 27. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is operated and outputs data with the output timings of that frequency range. 28. This part has a voltage regulator internally; tPOWER is the time that the power must be supplied above VDD minimum initially before a read or write operation can be initiated. Document Number: 001-58907 Rev. *G Page 23 of 31 CY7C1392KV18 CY7C1393KV18 Switching Characteristics (continued) Over the Operating Range Parameters [26, 27] Cypress Consortium Parameter Parameter 333 MHz Description 300 MHz 250 MHz Unit Min Max Min Max Min Max – 0.45 – 0.45 – 0.45 ns Output Times tCO tCHQV C/C clock rise (or K/K in single clock mode) to data valid tDOH tCHQX Data output hold after output C/C clock rise (active to active) –0.45 – –0.45 – –0.45 – ns tCCQO tCHCQV C/C clock rise to echo clock valid – 0.45 – 0.45 – 0.45 ns tCQOH tCHCQX Echo clock hold after C/C clock rise –0.45 – –0.45 – –0.45 – ns tCQD tCQHQV Echo clock high to data valid – 0.25 – 0.27 – 0.30 ns tCQDOH tCQHQX Echo clock high to data invalid –0.25 – –0.27 – –0.30 – ns 1.25 – 1.40 – 1.75 – ns 1.25 – 1.40 – 1.75 – ns [29] tCQH tCQHCQL Output clock (CQ/CQ) HIGH tCQHCQH tCQHCQH CQ clock rise to CQ clock rise (rising edge to rising edge) [29] tCHZ tCHQZ Clock (C/C) rise to high Z (active to high Z) [30, 31] – 0.45 – 0.45 – 0.45 ns tCLZ tCHQX1 Clock (C/C) rise to low Z [30, 31] –0.45 – –0.45 – –0.45 – ns tKC Var tKC Var Clock phase jitter – 0.20 – 0.20 – 0.20 ns tKC lock tKC lock PLL lock time (K, C) 20 – 20 – 20 – s tKC Reset tKC Reset K static to PLL reset 30 – 30 – 30 – ns PLL Timing Notes 29. These parameters are extrapolated from the input timing parameters (tCYC/2 – 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production 30. tCHZ, tCLZ, are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 22. Transition is measured ±100 mV from steady-state voltage. 31. At any voltage and temperature tCHZ is less than tCLZ and tCHZ less than tCO. Document Number: 001-58907 Rev. *G Page 24 of 31 CY7C1392KV18 CY7C1393KV18 Switching Waveforms Figure 6. Read/Write/Deselect Sequence [32, 33, 34] NOP READ (burst of 2) 2 1 READ (burst of 2) 3 WRITE (burst of 2) 5 WRITE (burst of 2) 4 READ (burst of 2) 6 NOP 7 8 K tKH tCYC tKL tKHKH K LD t SC tHC R/W A A0 tSA A1 A2 A3 A4 tHD tHD tHA tSD tSD D D20 Q00 Q t KHCH t Q01 tCQD t CLZ Q10 D21 D31 Q11 Q40 Q41 tDOH KHCH tCO D30 t CHZ tCQDOH C tKH tCYC tKL tKHKH C# tCQOH tCCQO CQ tCQOH tCCQO tCQH tCQHCQH CQ# DON’T CARE UNDEFINED Notes 32. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1. 33. Outputs are disabled (High-Z) one clock cycle after a NOP. 34. In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram. Document Number: 001-58907 Rev. *G Page 25 of 31 CY7C1392KV18 CY7C1393KV18 Ordering Information The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices. Table 1. Ordering Information Speed (MHz) 250 Ordering Code CY7C1393KV18-250BZI Package Diagram Package Type 51-85180 165-ball FBGA (13 × 15 × 1.4 mm) Operating Range Industrial CY7C1392KV18-250BZXC 165-ball FBGA (13 × 15 × 1.4 mm) Pb-free Commercial 300 CY7C1393KV18-300BZXC 51-85180 165-ball FBGA (13 × 15 × 1.4 mm) Pb-free Commercial 333 CY7C1393KV18-333BZI 51-85180 165-ball FBGA (13 × 15 × 1.4 mm) Industrial Ordering Code Definitions CY 7 C 13XX K V18 - XXX BZ X X Temperature Range: X = I or C I = Industrial = –40 C to +85 C; C = Commercial = 0 C to +70 C X = Pb-free; X Absent = Leaded Package Type: BZ = 165-ball FBGA Speed Grade: XXX = 333 MHz or 300 MHz or 250 MHz V18 = 1.8 V VDD Process Technology: K = 65 nm Part Identifier: 13XX = 1393 or 1392 Technology Code: C = CMOS Marketing Code: 7 = SRAMs Company ID: CY = Cypress Document Number: 001-58907 Rev. *G Page 26 of 31 CY7C1392KV18 CY7C1393KV18 Package Diagram Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180 51-85180 *G Document Number: 001-58907 Rev. *G Page 27 of 31 CY7C1392KV18 CY7C1393KV18 Acronyms Acronym Document Conventions Description Units of Measure DDR Double Data Rate EIA Electronic Industries Alliance °C degree Celsius FBGA Fine-Pitch Ball Grid Array MHz megahertz HSTL High-Speed Transceiver Logic µA microampere I/O Input/Output µs microsecond JEDEC Joint Electron Devices Engineering Council mA milliampere mm millimeter ms millisecond ns nanosecond ohm pF picofarad V volt W watt JTAG Joint Test Action Group LMBU Logical Multiple Bit Upset LSBU Logical Single Bit Upset PLL Phase Locked Loop SEL Single Event Latch-up SRAM Static Random Access Memory TCK Test Clock TDI Test Data-In TDO Test Data-Out TMS Test Mode Select Document Number: 001-58907 Rev. *G Symbol Unit of Measure Page 28 of 31 CY7C1392KV18 CY7C1393KV18 Document History Page Document Title: CY7C1392KV18/CY7C1393KV18, 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Document Number: 001-58907 Rev. ECN No. Orig. of Change Submission Date ** 2860800 VKN 01/20/2010 New data sheet. *A 3081152 NJY 11/09/2010 Changed status from Preliminary to Final. Updated Ordering Information (Updated part numbers) and added Ordering Code Definitions. Added Acronyms and Units of Measure. Description of Change *B 3181564 SHTC 02/25/2011 Updated Ordering Information (Updated part numbers). *C 3707817 PRIT 08/09/2012 Updated Features (Removed CY7C1992KV18, CY7C1394KV18 related information). Updated Configurations (Removed CY7C1992KV18, CY7C1394KV18 related information). Updated Functional Description (Removed CY7C1992KV18, CY7C1394KV18 related information). Updated Selection Guide (Removed 200 MHz, 167 MHz frequencies related information, removed CY7C1992KV18, CY7C1394KV18 related information, updated value of Maximum Operating Current as “Not Updated” for CY7C1392KV18 for 333 MHz and 300 MHz frequencies). Removed Logic Block Diagram – CY7C1992KV18. Removed Logic Block Diagram – CY7C1394KV18. Updated Pin Configurations (Removed CY7C1992KV18, CY7C1394KV18 related information). Updated Pin Definitions (Removed CY7C1992KV18, CY7C1394KV18 related information). Updated Functional Overview (Removed CY7C1992KV18, CY7C1394KV18 related information). Updated Truth Table (Removed CY7C1992KV18, CY7C1394KV18 related information). Removed Write Cycle Descriptions (Corresponding to CY7C1992KV18). Removed Write Cycle Descriptions (Corresponding to CY7C1394KV18). Updated Identification Register Definitions (Removed CY7C1992KV18, CY7C1394KV18 related information). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Removed 200 MHz, 167 MHz frequencies related information, removed CY7C1992KV18, CY7C1394KV18 related information, removed IDD and ISB1 parameter values for CY7C1392KV18 for 333 MHz and 300 MHz frequencies). Updated Switching Characteristics (Removed 200 MHz, 167 MHz frequencies related information, removed CY7C1992KV18, CY7C1394KV18 related information). Updated Ordering Information (Updated part numbers). Updated Package Diagram (spec 51-85180 (Changed revision from *C to *E)). *D 3880255 PRIT 01/22/2013 Updated Package Diagram: spec 51-85180 – Changed revision from *E to *F. *E 4374888 PRIT 05/09/2014 Updated Application Example: Updated Figure 2. Updated Thermal Resistance: Updated values of JA parameter. Included JB parameter and its details. Updated to new template. *F 4578255 PRIT 11/25/2014 Updated Functional Description: Added “For a complete list of related documentation, click here.” at the end. Document Number: 001-58907 Rev. *G Page 29 of 31 CY7C1392KV18 CY7C1393KV18 Document History Page (continued) Document Title: CY7C1392KV18/CY7C1393KV18, 18-Mbit DDR II SIO SRAM Two-Word Burst Architecture Document Number: 001-58907 Rev. ECN No. Orig. of Change Submission Date *G 5092668 PRIT 01/19/2016 Document Number: 001-58907 Rev. *G Description of Change Updated Package Diagram: spec 51-85180 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review. Page 30 of 31 CY7C1392KV18 CY7C1393KV18 Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations. PSoC® Solutions Products Automotive Clocks & Buffers Interface Lighting & Power Control Memory PSoC Touch Sensing USB Controllers Wireless/RF cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP Cypress Developer Community Community | Forums | Blogs | Video | Training Technical Support cypress.com/go/support cypress.com/go/USB cypress.com/go/wireless © Cypress Semiconductor Corporation, 2010-2016. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document Number: 001-58907 Rev. *G Revised January 19, 2016 Page 31 of 31 QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders.