TI1 DS90UB902QSQ/NOPB 10 - 43mhz 14 bit color fpd-link iii serializer and deserializer with bidirectional control channel Datasheet

DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
DS90UB901Q/DS90UB902Q 10 - 43MHz 14 Bit Color FPD-Link III Serializer and
Deserializer with Bidirectional Control Channel
Check for Samples: DS90UB901Q, DS90UB902Q
FEATURES
DESCRIPTION
•
•
•
•
The DS90UB901Q/DS90UB902Q chipset offers a
FPD-Link III interface with a high-speed forward
channel and a bidirectional control channel for data
transmission over a single differential pair. The
Serializer/Deserializer pair is targeted for direct
connections between automotive camera systems
and Host Controller/Electronic Control Unit (ECU).
The primary transport sends 16 bits of image data
over a single high-speed serial stream together with a
low latency bidirectional control channel transport that
supports I2C. Included with the 16-bit payload is a
selectable data integrity option for CRC (Cyclic
Redundancy Check) to monitor transmission link
errors. Using TI’s embedded clock technology allows
transparent full-duplex communication over a single
differential pair, carrying asymmetrical bidirectional
control information without the dependency of video
blanking intervals. This single serial stream simplifies
transferring a wide data bus over PCB traces and
cable by eliminating the skew problems between
parallel data and clock paths. This significantly saves
system cost by narrowing data paths that in turn
reduce PCB layers, cable width, and connector size
and pins.
1
2
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
10 MHz to 43 MHz Input PCLK Support
160 Mbps to 688 Mbps Data Throughput
Single Differential Pair Interconnect
Bidirectional Control Interface Channel with
I2C Support
Embedded Clock with DC Balanced Coding to
Support AC-Coupled Interconnects
Capable to Drive up to 10 Meters Shielded
Twisted-Pair
I2C Compatible Serial Interface
Single Hardware Device Addressing Pin
16-bit Data Payload with CRC (Cyclic
Redundancy Check) for Checking Data
Integrity
Up to 6 Programmable GPIO's
LOCK Output Reporting Pin and AT-SPEED
BIST Diagnosis Feature to Validate Link
Integrity
Integrated Termination Resistors
1.8V- or 3.3V-Compatible Parallel Bus Interface
Single Power Supply at 1.8V
ISO 10605 ESD and IEC 61000-4-2 ESD
Compliant
Automotive Grade Product: AEC-Q100 Grade 2
Qualified
Temperature Range −40°C to +105°C
No Reference Clock Required on Deserializer
Programmable Receive Equalization
EMI/EMC Mitigation
– DES Programmable Spread Spectrum
(SSCG) Outputs
– DES Receiver Staggered Outputs
In addition, the Deserializer inputs provide
equalization control to compensate for loss from the
media over longer distances. Internal DC balanced
encoding/decoding is used to support AC-Coupled
interconnects.
A Serializer standby function provides a low powersavings mode with a remote wake up capability for
signaling of a remote device.
The Serializer is offered in a 32-pin WQFN (5mm x
5mm) package, and Deserializer is offered in a 40-pin
WQFN (6mm x 6mm) package.
APPLICATIONS
•
•
•
•
•
Automotive Vision Systems
Rear View, Side View Camera
Lane Departure Warning
Parking Assistance
Blind Spot View
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2010–2013, Texas Instruments Incorporated
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Typical Application Diagram
Parallel
Data In
16
Image
Sensor
Parallel
Data Out
16
FPD-Link III
2
2
DS90UB902Q
DS90UB901Q
Bidirectional
Control Bus
Bidirectional
Control Channel
Bidirectional
Control Bus
Serializer
Microcontroller/
ECU
Deserializer
Figure 1. Typical Application Circuit
RIN+ RT
RT
GPIO [1:0]
DOUT-
GPIO [1:0]
LOCK
PASS
Timing
and
Control
PDB
MODE
BISTEN
Encoder Decoder
ID[x]
Clock
Gen
CDR
Decoder Encoder
SCL
FIFO
I2C Controller
SDA
ROUT[13:0] HS, VS
PCLK
Clock
Gen
Timing
and
Control
PDB
MODE
2
I2C Controller
PLL
16
RIN-
FIFO
PCLK
Output Latch
DOUT+
Decoder
RT
RT
Deserializer
2
Serializer
16
Encoder
DIN[13:0] HS, VS
Input Latch
Block Diagrams
SDA
SCL
ID[x]
DS90UB902Q - DESERIALIZER
DS90UB901Q - SERIALIZER
Figure 2. Block Diagram
DS90UB901Q
Serializer
DS90UB902Q
Deserializer
FPD-Link III
Camera Data
Camera Data
DOUT+
14
Image
Sensor
YUV/RGB
HSYNC
DIN[13:0]
HS, VS
VSYNC
2
14
YUV/RGB
DOUTPixel Clock
RIN+
RIN-
ROUT[13:0]
HS, VS
Bidirectional
Control Channel
PCLK
PCLK
GPIO[1:0]
GPIO[1:0]
GPI/O
SDA
Camera Unit
SCL
HSYNC
VSYNC
Pixel Clock
2
GPI/O
SDA
SDA
SCL
SCL
ECU Module
Microcontroller
SDA
SCL
Figure 3. Application Block Diagram
2
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
VDDIO
DIN[7]
DIN[6]
DIN[5]
DIN[4]
DIN[3]/GPIO[5]
DIN[2]/GPIO[4]
DIN[1]/GPIO[3]
DIN[0]/GPIO[2]
DS90UB901Q Pin Diagram
24
23
22
21
20
19
18
17
25
16
GPIO[1]
15
GPIO[0]
14
VDDCML
13
DOUT+
12
DOUT-
DAP = GND
DIN[8]
26
DIN[9]
27
DS90B901Q
Serializer
32-Pin WQFN
(Top View)
DIN[12]
31
10
VDDPLL
DIN[13]
32
9
PDB
1
2
3
4
5
6
7
8
MODE
VDDT
RES
11
ID[x]
30
SDA
DIN[11]
SCL
29
PCLK
DIN[10]
VSYNC
28
HSYNC
VDDD
Serializer - DS90UB901Q
32 Pin WQFN (Top View)
See Package Number RTV0032A
DS90UB901Q SERIALIZER PIN DESCRIPTIONS
Pin Name
Pin No.
I/O, Type
Description
LVCMOS PARALLEL INTERFACE
DIN[13:0]
32, 31, 30, 29,
27, 26, 24, 23,
22, 21, 20, 19,
18, 17
Inputs,
LVCMOS
w/ pull down
Parallel data inputs.
HSYNC
1
Inputs,
LVCMOS
w/ pull down
Horizontal SYNC Input
VSYNC
2
Inputs,
LVCMOS
w/ pull down
Vertical SYNC Input
PCLK
3
Input, LVCMOS Pixel Clock Input Pin. Strobe edge set by TRFB control register.
w/ pull down
GENERAL PURPOSE INPUT OUTPUT (GPIO)
DIN[3:0]/
GPIO[5:2]
20, 19, 18, 17
Input/Output,
LVCMOS
DIN[3:0] general-purpose pins can be individually configured as either inputs or
outputs; used to control and respond to various commands.
GPIO[1:0]
16, 15
Input/Output,
LVCMOS
General-purpose pins can be individually configured as either inputs or outputs; used
to control and respond to various commands.
BIDIRECTIONAL CONTROL BUS - I2C COMPATIBLE
SCL
4
Input/Output,
Open Drain
Clock line for the bidirectional control bus communication
SCL requires an external pull-up resistor to VDDIO.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
3
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
DS90UB901Q SERIALIZER PIN DESCRIPTIONS (continued)
Pin Name
Pin No.
I/O, Type
5
Input/Output,
Open Drain
SDA
MODE
8
ID[x]
6
Description
Data line for the bidirectional control bus communication
SDA requires an external pull-up resistor to VDDIO.
I2C Mode select
MODE = L, Master mode (default); Device generates and drives the SCL clock line.
Device is connected to slave peripheral on the bus. (Serializer initially starts up in
Input, LVCMOS
Standby mode and is enabled through remote wakeup by Deserializer)
w/ pull down
MODE = H, Slave mode; Device accepts SCL clock input and attached to an I2C
controller master on the bus. Slave mode does not generate the SCL clock, but uses
the clock generated by the Master for the data transfers.
Input, analog
Device ID Address Select
Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See Table 3
CONTROL AND CONFIGURATION
PDB
9
Power down Mode Input Pin.
PDB = H, Serializer is enabled and is ON.
Input, LVCMOS
PDB = L, Serailizer is in Power Down mode. When the Serializer is in Power Down,
w/ pull down
the PLL is shutdown, and IDD is minimized. Programmed control register data are
NOT retained and reset to default values
RES
7
Input, LVCMOS Reserved.
w/ pull down
This pin MUST be tied LOW.
FPD-LINK III INTERFACE
Input/Output,
CML
Non-inverting differential output, bidirectional control channel input. The interconnect
must be AC Coupled with a 100 nF capacitor.
12
Input/Output,
CML
Inverting differential output, bidirectional control channel input. The interconnect must
be AC Coupled with a 100 nF capacitor.
VDDPLL
10
Power, Analog
PLL Power, 1.8V ±5%
VDDT
11
Power, Analog
Tx Analog Power, 1.8V ±5%
VDDCML
14
Power, Analog
CML & Bidirectional Channel Driver Power, 1.8V ±5%
VDDD
28
Power, Digital
Digital Power, 1.8V ±5%
Power, Digital
Power for I/O stage. The single-ended inputs and SDA, SCL are powered from VDDIO.
VDDIO can be connected to a 1.8V ±5% or 3.3V ±10%
Ground, DAP
DAP must be grounded. DAP is the large metal contact at the bottom side, located at
the center of the WQFN package. Connected to the ground plane (GND) with at least
9 vias.
DOUT+
13
DOUTPOWER AND GROUND
VDDIO
VSS
4
25
DAP
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
PASS
31
RES/CMLOUTP
32
RES/CMLOUTN
33
VDDCML
34
RIN+
RIN-
VDDR
PDB
LOCK
GPIO[0]
GPIO[1]
VDDIO1
ROUT[0]/GPIO[2]
ROUT[1]/GPIO[3]
ROUT[2]/GPIO[4]
ROUT[3]/GPIO[5]
DS90UB902Q Pin Diagram
30
29
28
27
26
25
24
23
22
21
DAP = GND
DS90B902Q
Deserializer
40-Pin WQFN
(Top View)
35
36
20
ROUT[4]
19
ROUT[5]
18
ROUT[6]
17
ROUT[7]
16
VDDIO2
15
ROUT[8]
12
ROUT[10]
MODE
40
11
ROUT[11]
1
2
3
4
5
6
7
8
9
10
ROUT[12]
39
ROUT[13]
RES
VDDIO3
VDDD
HSYNC
13
VSYNC
38
PCLK
VDDPLL
VDDSSCG
ROUT[9]
SCL
14
SDA
37
ID[x]
BISTEN
Deserializer - DS90UB902Q
40 Pin WQFN (Top View)
See Package Number RTA0040A
DS90UB902Q DESERIALIZER PIN DESCRIPTIONS
Pin Name
Pin No.
I/O, Type
Description
LVCMOS PARALLEL INTERFACE
ROUT[13:0]
9, 10, 11, 12,
14, 15, 17, 18,
19, 20, 21, 22,
23, 24
Outputs,
LVCMOS
Parallel data outputs.
HSYNC
7
Output,
LVCMOS
Horizontal SYNC Output
VSYNC
6
Output,
LVCMOS
Vertical SYNC Output
PCLK
5
Output,
LVCMOS
Pixel Clock Output Pin.
Strobe edge set by RRFB control register.
GENERAL PURPOSE INPUT OUTPUT (GPIO)
ROUT[3:0] /
GPIO[5:2]
GPIO[1:0]
21, 22, 23, 24
Input/Output,
LVCMOS
ROUT[3:0] general-purpose pins can be individually configured as either inputs or
outputs; used to control and respond to various commands.
26, 27
Input/Output,
LVCMOS
General-purpose pins can be individually configured as either inputs or outputs; used
to control and respond to various commands.
BIDIRECTIONAL CONTROL BUS - I2C COMPATIBLE
SCL
3
Input/Output,
Open Drain
Clock line for the bidirectional control bus communication
SCL requires an external pull-up resistor to VDDIO.
SDA
2
Input/Output,
Open Drain
Data line for bidirectional control bus communication
SDA requires an external pull-up resistor to VDDIO.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
5
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
DS90UB902Q DESERIALIZER PIN DESCRIPTIONS (continued)
Pin Name
Pin No.
MODE
40
ID[x]
1
I/O, Type
Description
I2C Mode select
MODE = L, Master mode; Device generates and drives the SCL clock line, where
Input, LVCMOS required such as Read. Device is connected to slave peripheral on the bus.
w/ pull up
MODE = H, Slave mode (default); Device accepts SCL clock input and attached to an
I2C controller master on the bus. Slave mode does not generate the SCL clock, but
uses the clock generated by the Master for the data transfers.
Input, analog
Device ID Address Select
Resistor to Ground and 10 kΩ pull-up to 1.8V rail. See Table 4
CONTROL AND CONFIGURATION
PDB
29
Power down Mode Input Pin.
PDB = H, Deserializer is enabled and is ON.
Input, LVCMOS
PDB = L, Deserializer is in Power Down mode. When the Deserializer is in Power
w/ pull down
Down. Programmed control register data are NOT retained and reset to default
values.
LOCK
28
Output,
LVCMOS
LOCK Status Output Pin.
LOCK = H, CDR/PLL is Locked, outputs are active
LOCK = L, CDR/PLL is unlocked, the LVCMOS Outputs depend on OSS_SEL control
register, the CDR/PLL is shutdown and IDD is minimized. May be used as Link
Status.
PASS
31
Output,
LVCOMS
When BISTEN = L; Normal operation
PASS is high to indicate no errors are detected. The PASS pin asserts low to indicate
a CRC error was detected on the Link.
RES
32, 33, 39
-
Reserved
Pin 39: This pin MUST be tied LOW.
Pins 32,33: Route to test point or leave open if unused. See also FPD-LINK III
INTERFACE pin description section.
BIST MODE
BISTEN
37
PASS
31
BIST Enable Pin.
Input, LVCMOS
BISTEN = H, BIST Mode is enabled.
w/ pull down
BISTEN = L, BIST Mode is disabled.
Output,
LVCOMS
PASS Output Pin for BIST mode.
PASS = H, ERROR FREE Transmission
PASS = L, one or more errors were detected in the received payload.
Leave Open if unused. Route to test point (pad) recommended.
FPD-LINK III INTERFACE
RIN+
35
Input/Output,
CML
Non-inverting differential input, bidirectional control channel output. The interconnect
must be AC Coupled with a 100 nF capacitor.
RIN-
36
Input/Output,
CML
Inverting differential input, bidirectional control channel output. The interconnect must
be AC Coupled with a 100 nF capacitor.
CMLOUTP
32
Output, CML
Non-inverting CML Output
Monitor point for equalized differential signal. Test port is enabled via control
registers.
CMLOUTN
33
Output, CML
Inverting CML Output
Monitor point for equalized differential signal. Test port is enabled via control
registers.
VDDSSCG
4
Power, Digital
SSCG Power, 1.8V ±5%
Power supply must be connected regardless if SSCG function is in operation.
VDDIO1/2/3
25, 16, 8
Power, Digital
LVTTL I/O Buffer Power, The single-ended outputs and control input are powered
from VDDIO. VDDIO can be connected to a 1.8V ±5% or 3.3V ±10%
POWER AND GROUND
VDDD
13
Power, Digital
Digital Core Power, 1.8V ±5%
VDDR
30
Power, Analog
Rx Analog Power, 1.8V ±5%
VDDCML
34
Power, Analog
Bidirectional Channel Driver Power, 1.8V ±5%
VDDPLL
38
Power, Analog
PLL Power, 1.8V ±5%
DAP
Ground, DAP
DAP must be grounded. DAP is the large metal contact at the bottom side, located at
the center of the WQFN package. Connected to the ground plane (GND) with at least
16 vias.
VSS
6
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Absolute Maximum Ratings (1) (2) (3)
−0.3V to +2.5V
Supply Voltage – VDDn (1.8V)
−0.3V to +4.0V
Supply Voltage – VDDIO
−0.3V to + (VDDIO + 0.3V)
LVCMOS Input Voltage I/O Voltage
−0.3V to +(VDD + 0.3V)
CML Driver I/O Voltage (VDD)
−0.3V to (VDD + 0.3V)
CML Receiver I/O Voltage (VDD)
Junction Temperature
+150°C
Storage Temperature
−65°C to +150°C
Maximum Package Power Dissipation Capacity Package
1/θJA °C/W above +25°
Package Derating:
θJA(based on 9 thermal vias)
DS90UB901Q 32 Lead WQFN
DS90UB902Q 40 Lead WQFN
34.3 °C/W
θJC(based on 9 thermal vias)
6.9 °C/W
θJA(based on 16 thermal vias)
28.0 °C/W
θJC(based on 16 thermal vias)
4.4 °C/W
ESD Rating (IEC 61000-4-2)
RD = 330Ω, CS = 150pF
≥±25 kV
Air Discharge (DOUT+, DOUT-, RIN+, RIN-)
≥±10 kV
Contact Discharge (DOUT+, DOUT-, RIN+, RIN-)
ESD Rating (ISO10605)
RD = 330Ω, CS = 150/330pF
ESD Rating (ISO10605)
RD = 2KΩ, CS = 150/330pF
Air Discharge (DOUT+, DOUT-, RIN+, RIN-)
≥±15 kV
Contact Discharge (DOUT+, DOUT-, RIN+, RIN-)
≥±10 kV
≥±8 kV
ESD Rating (HBM)
≥±1 kV
ESD Rating (CDM)
≥±250 V
ESD Rating (MM)
(1)
(2)
(3)
“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of
device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or
other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating
Conditions indicate conditions at which the device is functional; the device should not be operated beyond such conditions.
For soldering specifications see product folder at www.ti.com
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
Recommended Operating Conditions (1)
Min
Nom
Max
Units
Supply Voltage (VDDn)
1.71
1.8
1.89
V
LVCMOS Supply Voltage (VDDIO)
OR
1.71
1.8
1.89
V
3.0
3.3
LVCMOS Supply Voltage (VDDIO)
Supply Noise
3.6
V
VDDn (1.8V)
25
mVp-p
VDDIO (1.8V)
25
mVp-p
VDDIO (3.3V)
50
mVp-p
+105
°C
43
MHz
Operating Free Air Temperature (TA)
-40
PCLK Clock Frequency
10
(1)
+25
Supply noise testing was done with minimum capacitors (as shown on Figure 39 and Figure 40) on the PCB. A sinusoidal signal is AC
coupled to the VDDn (1.8V) supply with amplitude = 25 mVp-p measured at the device VDDn pins. Bit error rate testing of input to the
Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 1 MHz. The Des on the
other hand shows no error when the noise frequency is less than 750 kHz.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
7
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Electrical Characteristics (1) (2) (3)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
LVCMOS DC SPECIFICATIONS 3.3V I/O (SER INPUTS, DES OUTPUTS, GPIO, CONTROL INPUTS AND OUTPUTS)
VIH
High Level Input Voltage
VIN = 3.0V to 3.6V
2.0
VIN
VIL
Low Level Input Voltage
VIN = 3.0V to 3.6V
GND
0.8
V
IIN
Input Current
VIN = 0V or 3.6V, VIN = 3.0V to 3.6V
+20
µA
VOH
High Level Output Voltage VDDIO = 3.0V to 3.6V, IOH = -4 mA
2.4
VDDIO
V
VOL
Low Level Output Voltage
GND
0.4
V
VDDIO = 3.0V to 3.6V, IOL = +4 mA
IOS
IOZ
Output Short Circuit
Current
VOUT = 0V
TRI-STATE Output
Current
PDB = 0V, VOUT = 0V or
VDD
-20
±1
Serializer GPIO
Outputs
-24
Deserializer LVCMOS
Outputs
-39
LVCMOS Outputs
mA
-20
±1
+20
µA
LVCMOS DC SPECIFICATIONS 1.8V I/O (SER INPUTS, DES OUTPUTS, GPIO, CONTROL INPUTS AND OUTPUTS)
VIH
High Level Input Voltage
VIN = 1.71V to 1.89V
0.65 VIN
VIN +0.3
VIL
Low Level Input Voltage
VIN = 1.71V to 1.89V
GND
0.35 VIN
IIN
Input Current
VIN = 0V or 1.89V, VIN = 1.71V to 1.89V
VOH
High Level Output Voltage
VOL
Low Level Output Voltage
VDDIO = 1.71V to 1.89V,
IOH = −2 mA
Serializer GPIO
Outputs
VDDIO = 1.71V to 1.89V,
IOH = −4 mA
Deserializer LVCMOS
Outputs
VDDIO = 1.71V to 1.89V,
IOL = +2 mA
Serializer GPIO
Outputs
VDDIO = 1.71V to 1.89V,
IOL = +4 mA
Deserializer LVCMOS
Outputs
IOS
IOZ
Output Short Circuit
Current
VOUT = 0V
TRI-STATE Output
Current
PDB = 0V, VOUT = 0V or
VDD
-20
±1
+20
µA
VDDIO 0.45
VDDIO
V
GND
0.45
V
Serializer GPIO
Outputs
-11
Deserializer LVCMOS
Outputs
-20
LVCMOS Outputs
V
mA
-20
±1
+20
µA
268
340
412
mV
1
50
mV
VDD - VOD
VDD (MAX) VOD (MIN)
V
1
50
mV
CML DRIVER DC SPECIFICATIONS (DOUT+, DOUT-)
|VOD|
Output Differential Voltage RT = 100Ω (Figure 8)
ΔVOD
Output Differential Voltage
RL = 100Ω
Unbalance
VOS
Output Differential Offset
Voltage
RL = 100Ω (Figure 8)
ΔVOS
Offset Voltage Unbalance
RL = 100Ω
IOS
Output Short Circuit
Current
DOUT+/- = 0V,
RT
Differential Internal
Termination Resistance
Differential across DOUT+ and DOUT-
VDD (MIN) VOD (MAX)
-27
80
100
mA
120
Ω
CML RECEIVER DC SPECIFICATIONS (RIN+, RIN-)
VTH
VTL
(1)
(2)
(3)
8
Differential Threshold High
Voltage
Differential Threshold Low
Voltage
+90
(Figure 10)
mV
-90
The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as
otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and
are not ensured.
Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground
except VOD, ΔVOD, VTH and VTL which are differential voltages.
Typical values represent most likely parametric norms at 1.8V or 3.3V, TA = +25°C, and at the Recommended Operation Conditions at
the time of product characterization and are not ensured.
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Electrical Characteristics(1)(2)(3)
(continued)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VIN
Differential Input Voltage
Range
RIN+ - RIN-
180
IIN
Input Current
VIN = VDD or 0V, VDD = 1.89V
-20
±1
+20
µA
RT
Differential Internal
Termination Resistance
Differential across RIN+ and RIN-
80
100
120
Ω
62
90
mV
SER/DES SUPPLY CURRENT *DIGITAL, PLL, AND ANALOG VDD
IDDT
Serializer (Tx)
VDDn Supply Current
(includes load current)
RT = 100Ω
WORST CASE pattern
(Figure 5)
RT = 100Ω
RANDOM PRBS-7
pattern
IDDIOT
Serializer (Tx)
VDDIO Supply Current
(includes load current)
RT = 100Ω
WORST CASE pattern
(Figure 5)
Serializer (Tx) Supply
Current Power-down
PDB = 0V; All other
LVCMOS Inputs = 0V
IDDTZ
IDDIOTZ
IDDR
Deserializer (Rx) VDDn
Supply Current (includes
load current)
IDDIOR
Deserializer (Rx) VDDIO
Supply Current (includes
load current)
Deserializer (Rx) Supply
Current Power-down
mA
55
VDDIO = 1.89V
PCLK = 43 MHz
Default Registers
2
VDDIO = 3.6V
PCLK = 43 MHz
Default Registers
7
15
VDDn = 1.89V
370
775
VDDIO = 1.89V
55
125
5
mA
VDDIO = 3.6V
65
135
VDDn = 1.89V, CL = 8 pF
WORST CASE Pattern,
(Figure 5)
PCLK = 43 MHz
SSCG[3:0] = ON
Default Registers
60
96
VDDn = 1.89V, CL = 8 pF
RANDOM PRBS-7
Pattern
PCLK = 43 MHz
Default Registers
53
VDDIO = 1.89V, CL = 8 pF
PCLK = 43 MHz
WORST CASE Pattern,
Default Registers
(Figure 5)
16
25
VDDIO = 3.6V, CL = 8 pF
WORST CASE Pattern
PCLK = 43 MHz
Default Registers
38
64
VDDn = 1.89V
42
400
VDDIO = 1.89V
8
40
VDDIO = 3.6V
350
800
IDDRZ
IDDIORZ
VDDn = 1.89V
PCLK = 43 MHz
Default Registers
PDB = 0V; All other
LVCMOS Inputs = 0V
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
µA
mA
Submit Documentation Feedback
µA
9
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Recommended Serializer Timing for PCLK (1)
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Units
tTCP
Transmit Clock Period
23.3
T
100
ns
tTCIH
Transmit Clock Input High
Time
0.4T
0.5T
0.6T
ns
tTCIL
Transmit Clock Input Low
Time
0.4T
0.5T
0.6T
ns
tCLKT
PCLK Input Transition Time
(Figure 11)
3
ns
fOSC
Internal oscillator clock
source
(1)
10 MHz – 43 MHz
0.5
25
MHz
Recommended Input Timing Requirements are input specifications and not tested in production.
Serializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Conditions
tLHT
CML Low-to-High Transition
Time
tHLT
CML High-to-Low Transition
Time
tDIS
Data Input Setup to PCLK
tDIH
Data Input Hold from PCLK
tPLD
Max
Units
RL = 100Ω (Figure 6)
150
330
ps
RL = 100Ω (Figure 6)
150
330
ps
2.0
ns
2.0
ns
(1) (2)
Serializer PLL Lock Time
RL = 100Ω
Serializer Delay
RT = 100Ω, PCLK = 10–43 MHz
Register 0x03h b[0] (TRFB = 1)
(Figure 14)
tSD
tJIND
Typ
Serializer Data Inputs (Figure 12)
Min
6.386T + 5
Serializer output
intrinsic deterministic jitter .
Serializer Output Deterministic
Measured (cycle-cycle) with
Jitter
PRBS-7 test pattern
PCLK = 43 MHz (3) (4)
1
2
ms
6.386T + 12
6.386T +
19.7
ns
0.13
UI
0.04
UI
Serializer output peak-to-peak jitter
includes deterministic jitter,
random jitter, and jitter transfer
Peak-to-peak Serializer Output
from serializer input. Measured
Jitter
(cycle-cycle) with PRBS-7 test
pattern.
PCLK = 43 MHz (3) (4)
0.396
UI
λSTXBW
Serializer Jitter Transfer
Function -3 dB Bandwidth
PCLK = 43 MHz, Default Registers
(Figure 20) (3)
1.90
MHz
δSTX
Serializer Jitter Transfer
Function (Peaking)
PCLK = 43 MHz, Default Registers
(Figure 20) (3)
0.944
dB
δSTXf
Serializer Jitter Transfer
Function (Peaking Frequency)
PCLK = 43 MHz, Default Registers
(Figure 20) (3)
500
kHz
tJINR
Serializer Output Random
Jitter
tJINT
(1)
(2)
(3)
(4)
10
Serializer output intrinsic random
jitter (cycle-cycle). Alternating-1,0
pattern.
PCLK = 43 MHz (3) (4)
tPLD and tDDLT is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK
Specification is by design.
Typical values represent most likely parametric norms at 1.8V or 3.3V, TA = +25°C, and at the Recommended Operation Conditions at
the time of product characterization and are not ensured.
UI – Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Deserializer Switching Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified.
Symbol
tRCP
Parameter
Conditions
Pin/Freq.
Min
Typ
Max
Units
Receiver Output Clock Period
tRCP = tTCP
PCLK
23.3
T
100
ns
tPDC
PCLK Duty Cycle
Default Registers
SSCG[3:0] = OFF
PCLK
45
50
55
%
tCLH
LVCMOS Low-to-High Transition
Time
1.3
2.0
2.8
1.3
2.0
2.8
1.6
2.4
3.3
1.6
2.4
3.3
0.38T
0.5T
0.38T
0.5T
4.571T
+8
4.571T
+ 12
tCHL
LVCMOS High-to-Low Transition
Time
LVCMOS Low-to-High Transition
Time
tCLH
tCHL
LVCMOS High-to-Low Transition
Time
tROS
ROUT Setup Data to PCLK
tROH
ROUT Hold Data to PCLK
VDDIO: 1.71V to 1.89V or
3.0V to 3.6V,
CL = 8 pF (lumped load)
Default Registers
(Figure 16) (1)
PCLK
VDDIO: 1.71V to 1.89V or
3.0V to 3.6V,
CL = 8 pF (lumped load)
Default Registers
(Figure 16) (1)
ROUT[13:0],
HSYNC, VSYNC
VDDIO: 1.71V to 1.89V or
3.0V to 3.6V,
CL = 8 pF (lumped load)
Default Registers
(Figure 18)
ROUT[13:0],
HSYNC, VSYNC
ns
ns
ns
tDD
Deserializer Delay
Default Registers
Register 0x03h b[0]
(RRFB = 1) (Figure 17)
10 MHz–43 MHz
tDDLT
Deserializer Data Lock Time
(Figure 15) (2)
10 MHz–43 MHz
Receiver Input Jitter Tolerance
(Figure 19,
Figure 21) (3) (4)
43 MHz
0.53
Receiver Clock Jitter
PCLK
SSCG[3:0] = OFF (1) (5)
10 MHz
300
550
43 MHz
120
250
Deserializer Period Jitter
PCLK
SSCG[3:0] = OFF (1) (6)
10 MHz
425
600
43 MHz
320
480
Deserializer Cycle-to-Cycle Clock
Jitter
PCLK
SSCG[3:0] = OFF (7) (1)
10 MHz
320
500
43 MHz
300
500
LVCMOS Output Bus
SSC[3:0] = ON
(Figure 22)
20 MHz–43 MHz
±0.5% to
±2.0%
%
20 MHz–43 MHz
9 kHz to
66 kHz
kHz
tRJIT
tRCJ
tDPJ
tDCCJ
fdev
Spread Spectrum Clocking
Deviation Frequency
fmod
Spread Spectrum Clocking
Modulation Frequency
(1)
(2)
(3)
(4)
(5)
(6)
(7)
4.571T
+ 16
ns
10
ms
UI
ps
ps
ps
Specification is by characterization and is not tested in production.
tPLD and tDDLT is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK
UI – Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.
tRJIT max (0.61UI) is limited by instrumentation and actual tRJIT of in-band jitter at low frequency (<2 MHz) is greater 1 UI.
tDCJ is the maximum amount of jitter measured over 30,000 samples based on Time Interval Error (TIE).
tDPJ is the maximum amount the period is allowed to deviate measured over 30,000 samples.
tDCCJ is the maximum amount of jitter between adjacent clock cycles measured over 30,000 samples.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
11
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Bidirectional Control Bus AC Timing Specifications (SCL, SDA) - I2C Compliant
Over recommended supply and temperature ranges unless otherwise specified. See Figure 4.
Symbol
Parameter
Conditions
RECOMMENDED INPUT TIMING REQUIREMENTS
Min
Typ
Max
Units
100
kHz
(1)
fSCL
SCL Clock Frequency
>0
tLOW
SCL Low Period
4.7
µs
tHIGH
SCL High Period
4.0
µs
tHD:STA
Hold time for a start or a repeated start
condition
4.0
µs
tSU:STA
Set Up time for a start or a repeated
start condition
4.7
µs
tHD:DAT
Data Hold Time
tSU:DAT
Data Set Up Time
250
ns
tSU:STO
Set Up Time for STOP Condition
4.0
µs
tr
SCL & SDA Rise Time
1000
tf
SCL & SDA Fall Time
300
ns
Cb
Capacitive load for bus
400
pF
fSCL = 100 kHz
0
3.45
µs
ns
SWITCHING CHARACTERISTICS (2)
fSCL
SCL Clock Frequency
tLOW
Serializer MODE = 0 – R/W
Register 0x05 = 0x40'h
100
Deserializer MODE = 0 – READ
Register 0x06 b[6:4] = 0x00'h
100
kHz
Serializer MODE = 0 – R/W
Register 0x05 = 0x40'h
SCL Low Period
Deserializer MODE = 0 – READ
Register 0x06 b[6:4] = 0x00'h
Serializer MODE = 0 – R/W
Register 0x05 = 0x40'h
4.7
µs
4.0
µs
tHIGH
SCL High Period
tHD:STA
Hold time for a start or a repeated start
condition
Serializer MODE = 0
Register 0x05 = 0x40'h
4.0
µs
tSU:STA
Set Up time for a start or a repeated
start condition
Serializer MODE = 0
Register 0x05 = 0x40'h
4.7
µs
tHD:DAT
Data Hold Time
tSU:DAT
Data Set Up Time
tSU:STO
Set Up Time for STOP Condition
tf
SCL & SDA Fall Time
tBUF
Bus free time between a stop and start
condition
tTIMEOUT
NACK Time out
(1)
(2)
12
Deserializer MODE = 0 – READ
Register 0x06 b[6:4] = 0x00'h
0
Serializer MODE = 0
3.45
250
ns
4.0
µs
300
Serializer MODE = 0
µs
4.7
ns
µs
Serializer MODE = 1
1
Deserializer MODE = 1
Register 0x06 b[2:0]=111'b
25
ms
Recommended Input Timing Requirements are input specifications and not tested in production.
Specification is by design.
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
SDA
tLOW
tf
tHD;STA
tBUF
tr
tf
tr
SCL
tSU;STA
tHD;STA
tHIGH
tSU;STO
tSU;DAT
tHD;DAT
START
STOP
REPEATED
START
START
Figure 4. Bidirectional Control Bus Timing
Bidirectional Control Bus DC Characteristics (SCL, SDA) - I2C Compliant
Over recommended supply and temperature ranges unless otherwise specified.
Symbol
Parameter
Max
Units
SDA and SCL
0.7 x
VDDIO
VDDIO
V
Input Low Level Voltage
SDA and SCL
GND
0.3 x
VDDIO
V
VHY
Input Hysteresis
SDA and SCL
IOZ
VIH
Input High Level
VIL
Conditions
Min
Typ
>50
mV
TRI-STATE Output Current
PDB = 0V, VOUT = 0V or VDD
-20
±1
+20
µA
IIN
Input Current
SDA or SCL,
Vin = VDDIO or GND
-20
±1
+20
µA
CIN
Input Pin Capacitance
<5
VOL
Low Level Output Voltage
pF
SCL and SDA, VDDIO = 3.0V
IOL = 1.5 mA
0.36
V
SCL and SDA, VDDIO = 1.71V
IOL = 1 mA
0.36
V
AC Timing Diagrams and Test Circuits
Device Pin Name
Signal Pattern
T
PCLK
(RFB = H)
DIN/ROUT
Figure 5. “Worst Case” Test Pattern
Vdiff
80%
80%
20%
Vdiff = 0V
20%
tLHT
tHLT
Vdiff = (DOUT+) - (DOUT-)
Figure 6. Serializer CML Output Load and Transition Times
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
13
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
100 nF
DOUT+
50:
ZDiff = 100:
SCOPE
BW 8 4.0 GHz
100:
50:
DOUT-
100 nF
16
DIN/HS/VS
PARALLEL-TO-SERIAL
Figure 7. Serializer CML Output Load and Transition Times
DOUT+
RL
DOUT-
PCLK
Figure 8. Serializer VOD DC Diagram
DOUT-
Single Ended
V
V
OD
V
OD+
ODV
DOUT+
|
OS
0V
Differential
V
OD+
0V
(DOUT+)-(DOUT-)
V
OD-
Figure 9. Serializer VOD DC Diagram
RIN+
VCM
RIN+
VTH
VID
VTL
VIN
VID
VIN
RIN-
RIN-
GND
Figure 10. Differential VTH/VTL Definition Diagram
80%
VDD
80%
PCLK
20%
20%
0V
tCLKT
tCLKT
Figure 11. Serializer Input Clock Transition Times
14
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
tTCP
PCLK
VDDIO/2
tDIS
VDDIO/2
VDDIO/2
tDIH
VDDIO
DIN/HS/VS VDDIO/2
Setup
Hold
VDDIO/2
0V
Figure 12. Serializer Setup/Hold Times
PDB
VDDIO/2
PCLK
tPLD
TRI-STATE
DOUT±
TRI-STATE
Output Active
SYMBOL N+2
| |
SYMBOL N+1
| |
SYMBOL N
| |
DIN/HS/VS
| |
Figure 13. Serializer Data Lock Time
SYMBOL N+3
tSD
SYMBOL N-3
SYMBOL N-2
SYMBOL N-1
| |
| |
| |
SYMBOL N
0V
| |
SYMBOL N-4
| |
|
|
|
DOUT+-
|
PCLK
VDDIO/2
Figure 14. Serializer Delay
PDB
VDDIO/2
| |
tDDLT
RIN±
LOCK
TRI-STATE
|
VDDIO/2
Figure 15. Deserializer Data Lock Time
80%
80%
Deserializer
8 pF
lumped
20%
20%
tCLH
tCHL
Figure 16. Deserializer LVCMOS Output Load and Transition Times
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
15
DS90UB901Q, DS90UB902Q
SYMBOL N + 3
SYMBOL N + 3
| |
SYMBOL N + 2
| |
0V
| |
SYMBOL N + 1
| |
SYMBOL N
RIN±
www.ti.com
| |
SNLS322E – JUNE 2010 – REVISED APRIL 2013
tDD
PCLK
SYMBOL N - 1
| ||
SYMBOL N - 2
| ||
SYMBOL N - 3
| ||
| ||
| ||
ROUT/
VS/HS
VDDIO/2
SYMBOL N
SYMBOL N+1
Figure 17. Deserializer Delay
tRCP
PCLK
VDDIO
1/2 VDDIO
1/2 VDDIO
0V
VDDIO
ROUT[n],
VS, HS
1/2 VDDIO
1/2 VDDIO
0V
tROS
tROH
Figure 18. Deserializer Output Setup/Hold Times
Ideal Data
Bit End
Sampling
Window
Ideal Data Bit
Beginning
RxIN_TOL
Left
VTH
0V
VTL
RxIN_TOL
Right
Ideal Center Position (tBIT/2)
tBIT (1 UI)
tRJIT = RxIN_TOL (Left + Right)
Sampling Window = 1 UI
- tRJIT
Figure 19. Receiver Input Jitter Tolerance
2
JITTER TRANSFER (dB)
0
-2
-4
-6
-8
-10
-12
-14
-16
-18
1.0E+04
1.0E+05
1.0E+06
1.0E+07
MODULATION FREQUENCY (Hz)
Figure 20. Typical Serializer Jitter Transfer Function Curve at 43 MHz
16
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
0.62
JITTER AMPLITUDE (UI)
0.61
0.60
0.59
0.58
0.57
0.56
0.55
0.54
0.53
0.52
1.0E+04
1.0E+05
1.0E+06
1.0E+07
JITTER FREQUENCY (Hz)
Figure 21. Typical Deserializer Input Jitter Tolerance Curve at 43 MHz
Frequency
FPCLK+
fdev
fdev (max)
FPCLK
FPCLK-
fdev (min)
Time
1 / fmod
Figure 22. Spread Spectrum Clock Output Profile
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
17
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Table 1. DS90UB901Q Control Registers
Addr
(Hex)
Name
Bits
Field
7:1
DEVICE ID
0
SER ID SEL
7:3
RESERVED
I2C Device ID
0
1
RW
0xB0'h
0x00'h
Reserved
VDDIO Control
3
VDDIO Mode
DIGITAL
RESET0
RW
0
self clear
1: Resets the device to default register values. Does not
affect device I2C Bus or Device ID
0
DIGITAL RESET1
RW
0
self clear
1: Digital Reset, retains all register values
7:0
RESERVED
7
RX CRC
CHECKER
ENABLE
6
TX CRC GEN
ENABLE
5
VDDIO CONTOL
3
RESERVED
2
RESERVED
2
5
I C Bus Rate
6
DES ID
Standby mode control. Retains control register data.
Supported only when MODE = 0
0: Enabled. Low-current Standby mode with wake-up
capability. Suspends all clocks and functions.
1: Disabled. Standby and wake-up disabled
1
I C Pass-Through
CRC
Transmission
Reserved
0
I2C PASSTHROUGH
TRFB
0: Device ID is from ID[x]
1: Register I2C Device ID overrides ID[x]
RW
VDDIO MODE
PCLK_AUTO
7-bit address of Serializer; 0x58'h
(1011_000X'b) default
STANDBY
4
2
Description
2
CRC Fault
Tolerant
Transmission
18
Default
Reset
2
4
R/W
1
0
PCLK_AUTO
TRFB
7:6
RESERVED
5
CRC RESET
4:0
RESERVED
2
7:0
I C BUS RATE
7:1
DES DEV ID
0
RESERVED
Submit Documentation Feedback
0x20'h
RW
RW
RW
RW
RW
RW
RW
1
Back Channel CRC Enable
0: Disable
1: Enable
For proper CRC operation, on Deserailizer 0x03h b[6]
control register must be Enabled.
1
Foward Channel CRC Enable
0: Disable
1: Enable
For proper CRC operation, on Deserailizer 0x03h b[7]
control register must be Enabled.
1
Auto VDDIO detect
Allows manual setting of VDDIO by register.
0: Disable
1: Enable (auto detect mode)
1
VDDIO voltage set
Only used when VDDIOCONTROL = 0
0: 1.8V
1: 3.3V
1
I2C Pass-Through
0: Disabled
1: Enabled
0
Reserved
1
Switch over to internal 25 MHz Oscillator clock in the
absence of PCLK
0: Disable
1: Enable
1
Pixel Clock Edge Select:
0: Parallel Interface Data is strobed on the Falling Clock
Edge.
1: Parallel Interface Data is strobed on the Rising Clock
Edge.
10'b
RW
Reserved
0
00000'b
RW
0x40'h
RW
0xC0'h
Reserved
1: CRC Reset.
Clears CRC Error counter.
Reserved
I2C SCL frequency is determined by the following:
fSCL = 6.25 MHz / Register value (in decimal)
0x40'h = ~100 kHz SCL (default)
Note: Register values <0x32'h are NOT supported.
Deserializer Device ID = 0x60'h
(1100_000X'b) default
Reserved
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Table 1. DS90UB901Q Control Registers (continued)
Addr
(Hex)
Name
7
Slave ID
0
RESERVED
8
Reserved
7:0
RESERVED
Bits
Field
R/W
Default
Description
7:1
SLAVE DEV ID
RW
0x00'h
Slave Device ID. Sets remote slave I2C address.
Reserved
0x00'h
Reserved
9
Reserved
7:0
RESERVED
0x01'h
Reserved
A
CRC Errors
7:0
CRC ERROR B0
R
0x00'h
Number of CRC errors - 8 LSBs
B
CRC Errors
7:0
CRC ERROR B1
R
0x00'h
Number of CRC errors - 8 MSBs
Reserved
7:3
RESERVED
0x00'h
Reserved
PCLK Detect
2
PCLK DETECT
R
0
1: Valid PCLK detected
0: Valid PCLK not detected
CRC Check
1
DES ERROR
R
0
1: CRC error during communication with Deserializer
Cable Link Detect
Status
0
LINK DETECT
R
0
0: Cable link not detected
1: Cable link detected
C
D
E
F
10
11
12
GPIO[0] Config
GPIO[1] Config
GPIO[2] Config
GPIO[3] Config
GPIO[4] Config
GPIO[5] Config
7:4
RESERVED
0001'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO0 DIR
RW
0
0: Output
1: Input
0
GPIO0 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO1 DIR
RW
0
0: Output
1: Input
0
GPIO1 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO2 DIR
RW
1
0: Output
1: Input
0
GPIO2 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO3 DIR
RW
1
0: Output
1: Input
0
GPIO3 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO4 DIR
RW
1
0: Output
1: Input
0
GPIO4 EN
RW
1
0: TRI-STATE
1: Enabled
7:4
RESERVED
0000'b
Reserved
3:2
RESERVED
00'b
Reserved
1
GPIO5 DIR
RW
1
0: Output
1: Input
0
GPIO5 EN
RW
1
0: TRI-STATE
1: Enabled
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
19
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Table 1. DS90UB901Q Control Registers (continued)
Addr
(Hex)
Name
Bits
Field
R/W
Default
Description
GPCR[7]
0: LOW
GPCR[6]
1: HIGH
GPCR[5]
13
General Purpose
Control Reg
7:0
GPCR[4]
GPCR[3]
RW
0x00'h
GPCR[2]
GPCR[1]
GPCR[0]
Table 2. DS90UB902Q Control Registers
Addr
(Hex)
0
1
Name
Bits
Field
7:1
DEVICE ID
0
DES ID SEL
7:3
RESERVED
R/W
Default
Description
RW
0xC0'h
7-bit address of Deserializer; 0x60h
(1100_000X) default
2
I C Device ID
0: Device ID is from ID[x]
1: Register I2C Device ID overrides ID[x]
0x00'h
2
REM_WAKEUP
RW
0
Remote Wake-up Select
1: Enable
Generate remote wakeup signal automatically wake-up
the Serializer in Standby mode
0: Disable
Puts the Serializer (MODE = 0) in Standby mode when
Deserializer MODE = 1
1
DIGITALRESET0
RW
0
self clear
1: Resets the device to default register values. Does not
affect device I2C Bus or Device ID
0
DIGITALRESET1
RW
0
self clear
1: Digital Reset, retains all register values
Reset
RESERVED
7:6
RESERVED
00'b
Auto Clock
5
AUTO_CLOCK
RW
0
1: Output PCLK or Internal 25 MHz Oscillator clock
0: Only PCLK when valid PCLK present
OSS Select
4
OSS_SEL
RW
0
Output Sleep State Select
0: Outputs = TRI-STATE, when LOCK = L
1: Outputs = LOW , when LOCK = L
2
SSCG
20
Reserved
3:0
SSCG
Submit Documentation Feedback
0000'b
Reserved
SSCG Select
0000: Normal Operation, SSCG OFF (default)
0001: fmod (kHz) PCLK/2168, fdev ±0.50%
0010: fmod (kHz) PCLK/2168, fdev ±1.00%
0011: fmod (kHz) PCLK/2168, fdev ±1.50%
0100: fmod (kHz) PCLK/2168, fdev ±2.00%
0101: fmod (kHz) PCLK/1300, fdev ±0.50%
0110: fmod (kHz) PCLK/1300, fdev ±1.00%
0111: fmod (kHz) PCLK/1300, fdev ±1.50%
1000: fmod (kHz) PCLK/1300, fdev ±2.00%
1001: fmod (kHz) PCLK/868, fdev ±0.50%
1010: fmod (kHz) PCLK/868, fdev ±1.00%
1011: fmod (kHz) PCLK/868, fdev ±1.50%
1100: fmod (kHz) PCLK/868, fdev ±2.00%
1101: fmod (kHz) PCLK/650, fdev ±0.50%
1110: fmod (kHz) PCLK/650, fdev ±1.00%
1111: fmod (kHz) PCLK/650, fdev ±1.50%
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Table 2. DS90UB902Q Control Registers (continued)
Addr
(Hex)
Name
Bits
Default
Description
1
RW
1
Foward Channel CRC Enable
0: Disable
1: Enable
For proper CRC operation, on Serailizer 0x03h b[7]
control register must be Enabled.
VDDIO CONTROL
RW
1
Auto voltage control
0: Disable
1: Enable (auto detect mode)
4
VDDIO MODE
RW
0
VDDIO voltage set
Only used when VDDIOCONTROL = 0
0: 1.8V
1: 3.3V
I2C Pass-Through
3
I2C PASSTHROUGH
RW
1
I2C Pass-Through Mode
0: Disabled
1: Enabled
Auto ACK
2
AUTO ACK
RW
0
0: Disable
1: Enable
CRC Reset
1
CRC RESET
RW
0
1: CRC reset
1
Pixel Clock Edge Select
0: Parallel Interface Data is strobed on the Falling Clock
Edge
1: Parallel Interface Data is strobed on the Rising Clock
Edge.
7
6
RX CRC GEN
ENABLE
VDDIO Control
5
VDDIO Mode
RRFB
0
RRFB
RESERVED
0x00'h
Reserved
RESERVED
0
Reserved
7:0
EQ
5
RESERVED
7:0
RESERVED
7
Remote NACK
Remote NACK
6:4
3
2:0
RW
0x00'h
EQ Control
SCL Prescale
RW
EQ Gain
00'h = ~0.0 dB
01'h = ~4.5 dB
03'h = ~6.5 dB
07'h = ~7.5 dB
0F'h = ~8.0 dB
1F'h = ~11.0 dB
3F'h = ~12.5 dB
FF'h = ~14.0 dB
4
6
R/W
Back Channel CRC Enable
0: Disable
1: Enable
For proper CRC operation, on Serailizer 0x03h b[6]
control register must be Enabled.
TX CRC
CHECKER
ENABLE
CRC Fault
Tolerant
Transmission
3
Field
RW
SCL_PRESCALE
REM_NACK_TIME
R
NACK_TIMEOUT
RW
RW
RW
000'b
1
111'b
Prescales the SCL clock line when reading data byte
from a slave device (MODE = 0)
000 : ~100 kHz SCL (default)
001 : ~125 kHz SCL
101 : ~11 kHz SCL
110 : ~33 kHz SCL
111 : ~50 kHz SCL
Other values are NOT supported.
Remote NACK Timer Enable
In slave mode (MODE = 1) if bit is set the I2C core will
automatically timeout when no acknowledge condition
was detected.
1: Enable
0: Disable
Remote NACK Timeout.
000: 2.0 ms
001: 5.2 ms
010: 8.6 ms
011: 11.8 ms
100: 14.4 ms
101: 18.4 ms
110: 21.6 ms
111: 25.0 ms
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
21
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Table 2. DS90UB902Q Control Registers (continued)
Addr
(Hex)
Name
7
SER ID
8
9
ID[1] Index
A
ID[2] Index
B
ID[3] Index
C
ID[4] Index
D
ID[5] Index
E
ID[6] Index
F
ID[7] Index
10
ID[0] Match
11
ID[1] Match
12
ID[2] Match
13
ID[3] Match
14
ID[4] Match
15
ID[5] Match
Field
7:1
SER DEV ID
0
RESERVED
7:1
ID[0] INDEX
0
RESERVED
7:1
ID[1] INDEX
0
RESERVED
7:1
ID[2] INDEX
0
RESERVED
7:1
ID[3] INDEX
0
RESERVED
7:1
ID[4] INDEX
0
RESERVED
7:1
ID[5] INDEX
0
RESERVED
7:1
ID[6] INDEX
0
RESERVED
7:1
ID[7] INDEX
0
RESERVED
7:1
ID[0] MATCH
0
RESERVED
7:1
ID[1] MATCH
0
RESERVED
7:1
ID[2] MATCH
0
RESERVED
7:1
ID[3] MATCH
0
RESERVED
7:1
ID[4] MATCH
0
RESERVED
7:1
ID[5] MATCH
0
RESERVED
7:1
ID[6] MATCH
0
RESERVED
7:1
ID[7] MATCH
0
RESERVED
R/W
Default
RW
0xB0'h
Description
Serializer Device ID = 0x58'h
(1011_000X'b) default
Reserved
RW
0x00'h
Target slave Device ID slv_id0 [7:1]
Reserved
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
RW
0x00'h
Target slave Device ID slv_id1 [7:1]
Reserved
Target slave Device ID slv_id2 [7:1]
Reserved
Target slave Device ID slv_id3 [7:1]
Reserved
Target slave Device ID slv_id4 [7:1]
Reserved
Target slave Device ID slv_id5 [7:1]
Reserved
Target slave Device ID slv_id6 [7:1]
Reserved
Target slave Device ID slv_id7 [7:1]
Reserved
Alias to match Device ID slv_id0 [7:1]
Reserved
Alias to match Device ID slv_id1 [7:1]
Reserved
Alias to match Device ID slv_id2 [7:1]
Reserved
Alias to match Device ID slv_id3 [7:1]
Reserved
Alias to match Device ID slv_id4 [7:1]
Reserved
Alias to match Device ID slv_id5 [7:1]
Reserved
Alias to match Device ID slv_id6 [7:1]
16
ID[6] Match
17
ID[7] Match
18
RESERVED
7:0
RESERVED
0x00'h
Reserved
19
RESERVED
7:0
RESERVED
0x01'h
Reserved
1A
CRC Errors
7:0
CRC ERROR B0
R
0x00'h
Number of CRC errors 8 LSBs
1B
CRC Errors
7:0
CRC ERROR B1
R
0x00'h
Number of CRC errors 8 MSBs
RESERVED
7:3
RESERVED
0x00'h
Reserved
CRC Check
2
SER ERROR
Signal Detect
Status
LOCK Pin Status
1C
22
ID[0] Index
Bits
Reserved
Alias to match Device ID slv_id [7:1]
Reserved
R
0
CRC error during communication with Serializer on
Forward Channel
1
R
0
0: Active signal not detected
1: Active signal detected
0
R
0
0: CDR/PLL Unlocked
1: CDR/PLL Locked
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Table 2. DS90UB902Q Control Registers (continued)
Addr
(Hex)
1D
1E
1F
20
21
22
Name
GPIO[0] Config
GPIO[1] Config
GPIO[2] Config
GPIO[3] Config
GPIO[4] Config
GPIO[5] Config
Bits
Field
7:3
RESERVED
2
GPIO0 SET
1
GPIO0 DIR
0
GPIO0 EN
R/W
Default
00010'b
RW
RW
Description
Reserved
1
1: Configured as GPIO
0: Configured as ROUT data (OSS_SEL controlled)
1
0: Output
1: Input
1
0: TRI-STATE
1: Enabled
7:3
RESERVED
0x00'h
2
GPIO1 SET
RW
1
1: Configured as GPIO
0: Configured as ROUT data (OSS_SEL controlled)
1
GPIO1 DIR
RW
1
0: Output
1: Input
0
GPIO1 EN
RW
1
0: TRI-STATE
1: Enabled
0x00'h
Reserved
7:3
RESERVED
2
GPIO2 SET
RW
0
1: Configured as GPIO
0: Configured as ROUT0 data (OSS_SEL controlled)
1
GPIO2 DIR
RW
0
0: Output
1: Input
0
GPIO2 EN
RW
1
0: TRI-STATE
1: Enabled
0x00'h
Reserved
7:3
RESERVED
2
GPIO3 SET
RW
0
1: Configured as GPIO
0: Configured as ROUT1 data (OSS_SEL controlled)
1
GPIO3 DIR
RW
0
0: Output
1: Input
0
GPIO3 EN
RW
1
0: TRI-STATE
1: Enabled
0x00'h
Reserved
7:3
RESERVED
2
GPIO4 SET
RW
0
1: Configured as GPIO
0: Configured as ROUT2 data (OSS_SEL controlled)
1
GPIO4 DIR
RW
0
0: Output
1: Input
0
GPIO4 EN
RW
1
0: TRI-STATE
1: Enabled
7:3
RESERVED
2
GPIO5 SET
RW
0
1: Configured as GPIO
0: Configured as ROUT3 data (OSS_SEL controlled)
1
GPIO5 DIR
RW
0
0: Output
1: Input
0
GPIO5 EN
RW
1
0: TRI-STATE
1: Enabled
23
General Purpose
Control Reg
7:0
GPCR[7]
GPCR[6]
GPCR[5]
GPCR[4]
GPCR[3]
GPCR[2]
GPCR[1]
GPCR[0]
24
BIST
0
BIST_EN
25
BIST_ERR
7:0
BIST_ERR
0x00'h
Reserved
Reserved
0: LOW
1: HIGH
RW
0x00'h
RW
0
R
0x00'h
BIST Enable
0: Normal operation
1: Bist Enable
Bist Error Counter
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
23
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Table 2. DS90UB902Q Control Registers (continued)
Addr
(Hex)
Name
Bits
Field
R/W
Default
26
Remote Wake
Enable
7:6
REM_WAKEUP_E
N
RW
00'b
5:0
RESERVED
RW
0
7:6
BCC
RW
00'b
5:0
RESERVED
0
Reserved
7:5
RESERVED
0
Reserved
1
1: Disabled (Default)
0: Enabled
0
Reserved
27
3F
BCC
CMLOUT Config
4
3:0
24
CMLOUT P/N
Enable
RESERVED
Submit Documentation Feedback
RW
Description
11: Enable remote wake mode
00: Normal operation mode
Other values are NOT supported.
Reserved
11: Normal operation mode
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
FUNCTIONAL DESCRIPTION
The DS90UB901Q/902Q FPD-Link III chipset is intended for camera applications. The Serializer/ Deserializer
chipset operates from a 10 MHz to 43 MHz pixel clock frequency. The DS90UB901Q transforms a 16-bit wide
parallel LVCMOS data bus along with a bidirectional control bus into a single high-speed differential pair. The
high-speed serial bit stream contains an embedded clock and DC-balance information which enhances signal
quality to support AC coupling. The DS90UB902Q receives the single serial data stream and converts it back into
a 16-bit wide parallel data bus together with the bidirectional control channel data bus.
The bidirectional control channel of the DS90UB901Q/902Q provides bidirectional communication between the
image sensor and Electronic Control Unit (ECU) over the same differential pair used for video data interface. This
interface offers advantages over other chipsets by eliminating the need for additional wires for programming and
control. The bidirectional control channel bus is controlled via an I2C port. The bidirectional control channel offers
asymmetrical communication and is not dependent on video blanking intervals.
SERIAL FRAME FORMAT
The DS90UB901Q/902Q chipset will transmit and receive a pixel of data in the following format:
Figure 23. Serial Bitstream for 28-bit Symbol
The High Speed Forward Channel is a 28-bit symbol composed of 16 bits of data containing camera data &
control information transmitted from Serializer to Deserializer. CLK1 and CLK0 represent the embedded clock in
the serial stream. CLK1 is always HIGH and CLK0 is always LOW. This data payload is optimized for signal
transmission over an AC coupled link. Data is randomized, balanced and scrambled. The data payload may be
checked using a 4-bit CRC function. The CRC monitors the link integrity of the serialized data and reports when
an error condition is detected.
The bidirectional control channel data is transferred along with the high-speed forward data over the same serial
link. This architecture provides a full duplex low speed back channel across the serial link together with a high
speed forward channel without the dependence of the video blanking phase.
DESCRIPTION OF BIDIRECTIONAL CONTROL BUS AND I2C MODES
The I2C compatible interface allows programming of the DS90UB901Q, DS90UB902Q, or an external remote
device (such as a camera) through the bidirectional control channel. Register programming transactions to/from
the DS90UB901Q/902Q chipset are employed through the clock (SCL) and data (SDA) lines. These two signals
have open-drain I/Os and both lines must be pulled-up to VDDIO by external resistor. Figure 4 shows the timing
relationships of the clock (SCL) and data (SDA) signals. Pull-up resistors or current sources are required on the
SCL and SDA busses to pull them high when they are not being driven low. A logic zero is transmitted by driving
the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The
appropriate pull-up resistor values will depend upon the total bus capacitance and operating speed. The
DS90UB901Q/902Q I2C bus data rate supports up to 100 kbps according to I2C specification.
To start any data transfer, the DS90UB901Q/902Q must be configured in the proper I2C mode. Each device can
function as an I2C slave proxy or master proxy depending on the mode determined by MODE pin. The Ser/Des
interface acts as a virtual bridge between Master controller (MCU) and the remote device. When the MODE pin
is set to High, the device is treated as a slave proxy; acts as a slave on behalf of the remote slave. When
addressing a remote peripheral or Serializer/Deserializer (not wired directly to the MCU), the slave proxy will
forward any byte transactions sent by the Master controller to the target device. When MODE pin is set to Low,
the device will function as a master proxy device; acts as a master on behalf of the I2C master controller. Note
that the devices must have complementary settings for the MODE configuration. For example, if the Serializer
MODE pin is set to High then the Deserializer MODE pin must be set to Low and vice-versa.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
25
DS90UB901Q, DS90UB902Q
Bus Activity:
Master
SDA Line
Register
Address
Slave
Address
7-bit Address
S
Stop
www.ti.com
Start
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Data
P
0
A
C
K
A
C
K
A
C
K
Bus Activity:
Slave
S
Register
Address
Slave
Address
7-bit Address
A
C
K
Bus Activity:
Slave
Slave
Address
S
0
N
A
C
K
7-bit Address
A
C
K
Stop
SDA Line
Start
Bus Activity:
Master
Start
Figure 24. Write Byte
P
1
A
C
K
Data
Figure 25. Read Byte
SDA
1
2
6
MSB
R/W
Direction
Bit
Acknowledge
from the Device
7-bit Slave Address
SCL
ACK
LSB
MSB
7
8
9
LSB
N/ACK
Data Byte
*Acknowledge
or Not-ACK
1
8
2
Repeated for the Lower Data Byte
and Additional Data Transfers
START
9
STOP
Figure 26. Basic Operation
SDA
SCL
S
P
STOP condition
START condition, or
START repeat condition
Figure 27. START and STOP Conditions
SLAVE CLOCK STRETCHING
In order to communicate and synchronize with remote devices on the I2C bus through the bidirectional control
channel, slave clock stretching must be supported by the I2C master controller/MCU. The chipset utilizes bus
clock stretching (holding the SCL line low) during data transmission; where the I2C slave pulls the SCL line low
prior to the 9th clock of every I2C data transfer (before the ACK signal). The slave device will not control the
clock and only stretches it until the remote peripheral has responded.
26
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Any remote access involves the clock stretching period following the transmitted byte, prior to completion of the
acknowledge bit. Since each byte transferred to the I2C slave must be acknowledged separately, the clock
stretching will be done for each byte sent by the host controller. For remote accesses, the “Response Delay”
shown is on the order of 12 µs (typical). See Application Note AN-2173 (SNLA131) for more details.
ID[X] ADDRESS DECODER
The ID[x] pin is used to decode and set the physical slave address of the Serializer/Deserializer (I2C only) to
allow up to six devices on the bus using only a single pin. The pin sets one of six possible addresses for each
Serializer/Deserializer device. The pin must be pulled to VDD (1.8V, NOT VDDIO)) with a 10 kΩ resistor and a
pull down resistor (RID) of the recommended value to set the physical device address. The recommended
maximum resistor tolerance is 0.1% worst case (0.2% total tolerance).
1.8V
10 k:
VDDIO
ID[x]
RPU
RPU
RID
HOST
SCL
SCL
SDA
SDA
SER
or
DES
To other
Devices
Figure 28. Bidirectional Control Bus Connection
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
27
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Table 3. ID[x] Resistor Value – DS90UB901Q
ID[x] Resistor Value - DS90UB901Q Ser
(1)
Resistor RID Ω (±0.1%)
Address 7'b (1)
Address 8'b 0 appended (WRITE)
0, GND
7b' 101 1000 (h'58)
8b' 1011 0000 (h'B0)
2.0k
7b' 101 1001 (h'59)
8b' 1011 0010 (h'B2)
4.7k
7b' 101 1010 (h'5A)
8b' 1011 0100 (h'B4)
8.2k
7b' 101 1011 (h'5B)
8b' 1011 0110 (h'B6)
12.1k
7b' 101 1100 (h'5C)
8b' 1011 1000 (h'B8)
39.0k
7b' 101 1110 (h'5E)
8b' 1011 1100 (h'BC)
Specification is by design.
Table 4. ID[x] Resistor Value – DS90UB902Q
ID[x] Resistor Value - DS90UB902Q Des
(1)
Resistor RID Ω (±0.1%)
Address 7'b (1)
Address 8'b 0 appended (WRITE)
0, GND
7b' 110 0000 (h'60)
8b' 1100 0000 (h'C0)
2.0k
7b' 110 0001 (h'61)
8b' 1100 0010 (h'C2)
4.7k
7b' 110 0010 (h'62)
8b' 1100 0100 (h'C4)
8.2k
7b' 110 0011 (h'63)
8b' 1101 0110 (h'C6)
12.1k
7b' 110 0100 (h'64)
8b' 1101 1000 (h'C8)
39.0k
7b' 110 0110 (h'66)
8b' 1100 1100 (h'CC)
Specification is by design.
CAMERA MODE OPERATION
In Camera mode, I2C transactions originate from the Master controller at the Deserializer side (Figure 29). The
I2C slave core in the Deserializer will detect if a transaction is intended for the Serializer or a slave at the
Serializer. Commands are sent over the bidirectional control channel to initiate the transactions. The Serializer
will receive the command and generate an I2C transaction on its local I2C bus. At the same time, the Serializer
will capture the response on the I2C bus and return the response on the forward channel link. The Deserializer
parses the response and passes the appropriate response to the Deserializer I2C bus.
To configure the devices for camera mode operation, set the Serializer MODE pin to Low and the Deserializer
MODE pin to High. Before initiating any I2C commands, the Deserializer needs to be programmed with the target
slave device addresses and Serializer device address. SER_DEV_ID Register 0x07h sets the Serializer device
address and SLAVE_x_MATCH/SLAVE_x_INDEX registers 0x08h~0x17h set the remote target slave addresses.
In slave mode the address register is compared with the address byte sent by the I2C master. If the addresses
are equal to any of registers values, the I2C slave will acknowledge and hold the bus to propagate the transaction
to the target device otherwise it returns no acknowledge.
DS90UB901Q
Serializer
DS90UB902Q
Deserializer
DIN[13:0]
HS,VS
PCLK
CMOS
Image
Sensor
ROUT[13:0]
HS,VS
PCLK
ECU
Module
PC
SDA
SCL
2
I C
2
I C
SDA
SCL
Figure 29. Typical Camera System Diagram
28
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
DISPLAY MODE OPERATION
In Display mode, I2C transactions originate from the controller attached to the Serializer. The I2C slave core in
the Serializer will detect if a transaction targets (local) registers within the Serialier or the (remote) registers within
the Deserializer or a remote slave connected to the I2C master interface of the Deserializer. Commands are sent
over the forward channel link to initiate the transactions. The Deserializer will receive the command and generate
an I2C transaction on its local I2C bus. At the same time, the Deserializer will capture the response on the I2C
bus and return the response as a command on the bidirectional control channel. The Serializer parses the
response and passes the appropriate response to the Serializer I2C bus.
The physical device ID of the I2C slave in the Serializer is determined by the analog voltage on the ID[x] input. It
can be reprogrammed by using the DEVICE_ID register and setting the bit . The device ID of the logical I2C
slave in the Deserializer is determined by programming the DES ID in the Serializer. The state of the ID[x] input
on the Deserializer is used to set the device ID. The I2C transactions between Ser/Des will be bridged between
the host controller to the remote slave.
To configure the devices for display mode operation, set the Serializer MODE pin to High and the Deserializer
MODE pin to Low. Before initiating any I2C commands, the Serializer needs to be programmed with the target
slave device address and Serializer device address. DES_DEV_ID Register 0x06h sets the Deserializer device
address and SLAVE_DEV_ID register 0x7h sets the remote target slave address. If the I2C slave address
matches any of registers values, the I2C slave will hold the transaction allowing read or write to target device.
Note: In Display mode operation, registers 0x08h~0x17h on Deserializer must be reset to 0x00.
CRC (CYCLIC REDUNDANCY CHECK) DETECTION
A 4-bit CRC per symbol is reserved for checking the link integrity during transmission. The reporting status pin
(PASS) is provided on the Deserializer side, which flags any mismatch of data transmitted to and from the
remote device. The Deserializer's PLL must first be locked (LOCK pin HIGH) to ensure the PASS status is valid.
This error detection handling generates an interrupt signal onto the PASS output pin; notifying the host controller
as soon as any errors are identified. When an error occurs, the PASS asserts LOW. CRC registers (CRC
ERROR B0/B1) are also available for managing the data error count.
The DS90UB901Q/902Q chipset provides several mechanisms (operations) for ensuring data integrity in long
distance transmission and reception. The data error detection function offers user flexibility and usability of
performing bit-by-bit and data transmission error checking. The error detection operating modes support data
validation of the following signals:
• Bidirectional Channel Control
• Control VSYNC and HSYNC signals across serial link
• Parallel video/pixel data across serial link
PROGRAMMABLE CONTROLLER
An integrated I2C slave controller is embedded in each of the DS90UB901Q Serializer and DS90UB902Q
Deserializer. It must be used to access and program the extra features embedded within the configuration
registers. Refer to Table 1 and Table 2 for details of control registers.
MULTIPLE DEVICE ADDRESSING
Some applications require multiple camera devices with the same fixed address to be accessed on the same I2C
bus. The DS90UB901/902 provides slave ID matching/aliasing to generate different target slave addresses when
connecting more than two identical devices together on the same bus. This allows the slave devices to be
independently addressed. Each device connected to the bus is addressable through a unique ID by programming
of the SLAVE_ID_MATCH register on Deserializer. This will remap the SLAVE_ID_MATCH address to the target
SLAVE_ID_INDEX address; up to 8 ID indexes are supported. The ECU Controller must keep track of the list of
I2C peripherals in order to properly address the target device. In a camera application, the microcontroller is
located on the Deserializer side. In this case, the microcontroller programs the slave address matching registers
and handles all data transfers to and from all slave I2C devices. This is useful in the event where camera
modules are removed or replaced.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
29
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
For example in the configuration shown in Figure 30:
• ECU is the I2C master and has an I2C master interface
• The I2C interfaces in DES A and DES B are both slave interfaces
• The I2C protocol is bridged from DES A to SER A and from DES B to SER B
• The I2C interfaces in SER A and SER B are both master interfaces
If master controller transmits I2C slave 0xA0, the DES A address 0xC0 will forward the transaction to remote
Camera A. If the controller transmits slave address 0xA4, the DES B 0xC2 will recognize that 0xA4 is mapped to
0xA0 and will be transmitted to the remote Camera B. If controller sends command to address 0xA6, the DES B
0xC2 will forward transaction to slave device 0xA2.
The Slave ID index/match is supported only in the camera mode (SER: MODE pin = L; DES: MODE pin = H).
For Multiple device addressing in display mode (SER: MODE pin = H; DES: MODE pin = L), use the I2C pass
through function.
Camera A
DS90UB901Q
Slave ID: (0xA0)
CMOS
Image
Sensor
DIN[15:0]
PCLK
SDA
SCL
ROUT[15:0]
PCLK
2
I C
SER A: ID[x](0xB0)
PC /
EEPROM
Slave ID: (0xA2)
Camera B
DS90UB901Q
Slave ID: (0xA0)
CMOS
Image
Sensor
DS90UB902Q
DES A: ID[x](0xC0)
SLAVE_ID1_MATCH(0xA0)
SLAVE_ID1_INDEX(0xA0)
SLAVE_ID2_MATCH(0xA2)
SLAVE_ID2_INDEX(0xA2)
PC/
EEPROM
ECU
Module
DS90UB902Q
DIN[15:0]
PCLK
SDA
SCL
SDA
SCL
2
I C
ROUT[15:0]
PCLK
2
I C
SER B: ID[x](0xB2)
Slave ID: (0xA2)
SDA
SCL
2
I C
DES B: ID[x](0xC2)
SLAVE_ID2_MATCH(0xA4)
SLAVE_ID2_INDEX(0xA0)
SLAVE_ID2_MATCH(0xA6)
SLAVE_ID2_INDEX(0xA2)
PC
Master
Figure 30. Multiple Device Addressing
I2C PASS THROUGH
I2C pass-through provides an alternative means to independently address slave devices. The mode enables or
disables I2C bidirectional control channel communication to the remote I2C bus. This option is used to determine
whether or not an I2C instruction is to be transferred over to the remote I2C device. When enabled, the I2C bus
traffic will continue to pass through and will be received by I2C devices downstream. If disabled, I2C commands
will be blocked to the remote I2C device. The pass through function also provides access and communication to
only specific devices on the remote bus. The feature is effective for both Camera mode and Display mode.
For example in the configuration shown in Figure 31:
If master controller transmits I2C transaction for address 0xA0, the SER A with I2C pass through enabled will
transfer I2C commands to remote Camera A. The SER B with I2C pass through disabled, any I2C commands will
be bypassed on the I2C bus to Camera B.
30
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Figure 31. I2C Pass Through
SYNCHRONIZING MULTIPLE CAMERAS
For applications requiring multiple cameras for frame-synchronization, it is recommended to utilize the General
Purpose Input/Output (GPIO) pins to transmit control signals to synchronize multiple cameras together. To
synchronize the cameras properly, the system controller needs to provide a field sync output (such as a vertical
or frame sync signal) and the cameras must be set to accept an auxiliary sync input. The vertical synchronize
signal corresponds to the start and end of a frame and the start and end of a field. Note this form of
synchronization timing relationship has a non-deterministic latency. After the control data is reconstructed from
the birectional control channel, there will be a time variation of the GPIO signals arriving at the different target
devices (between the parallel links). The maximum latency delta (t1) of the GPIO data transmitted across
multiple links is 25 us.
Note: The user must verify that the timing variations between the different links are within their system and timing
specifications.
For example in the configuration shown in (Figure 32):
The maximum time (t1) between the rising edge of GPIO (i.e. sync signal) arriving at Camera A and Camera B is
25 us.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
31
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
DS90UB901Q
Camera A
CMOS
Image
Sensor
DS90UB902Q
DATA
PCLK
DATA
PCLK
2
I C
Serializer A
FSYNC
FSO
GPIO
GPIO
FSIN
FSYNC
2
I C
Deserializer A
ECU
Module
Camera B
CMOS
Image
Sensor
DS90UB901Q
DS90UB902Q
DATA
PCLK
DATA
PCLK
2
I C
Serializer B
FSYNC
FSO
GPIO
GPIO
FSIN
FSYNC
2
PC
I C
Deserializer B
Figure 32. Synchronizing Multiple Cameras
DES A
GPIO[n] Input
SER B
GPIO[n] Output
|
SER A
GPIO[n] Output
|
DES B
GPIO[n] Input
t1
Figure 33. GPIO Delta Latency
GENERAL PURPOSE I/O (GPIO)
The DS90UB901Q/902Q has up to 6 GPIO (2 dedicated and 4 programmable). GPIO[0] and GPIO[1] are always
available and GPIO[2:5] are available depending on the parallel data bus size. DIN/ROUT[0:3] can be
programmed into GPIOs (GPIO[2:5]) when the parallel data bus is less than 12 bits wide (10-bit data + HS,VS).
Each GPIO can be configured as either an input or output port. The GPIO maximum switching rate is up to 66
kHz when configured for communication between Deserializer GPI to Serializer GPO. Whereas data flow
configured for communication between Serializer GPI to Deserializer GPO is limited by the maximum data rate of
the PCLK.
AT-SPEED BIST (BISTEN, PASS)
An optional AT SPEED Built in Self Test (BIST) feature supports at speed testing of the high-speed serial and
the bidirectional control channel link. Control pins at the Deserializer are used to enable the BIST test mode and
allow the system to initiate the test and set the duration. A HIGH on PASS pin indicates that all payloads
received during the test were error free during the BIST duration test. A LOW on this pin at the conclusion of the
test indicates that one or more payloads were detected with errors.
32
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
The BIST duration is defined by the width of BISTEN. BIST starts when Deserializer LOCK goes HIGH and
BISTEN is set HIGH. BIST ends when BISTEN goes LOW. Any errors detected after the BIST Duration are not
included in PASS logic.
Note: AT-SPEED BIST is only available in the Camera mode and not the Display mode
The following diagram shows how to perform system AT SPEED BIST:
Serializer MODE = 0 and Deserializer MODE = 1
Apply power for Serializer and Deserializer
Normal
Step 1: Enable AT SPEED BIST by placing the
Deserializer in BIST by mode setting BISTEN = H
BIST Wait
Step 2: Deserializer will setup Serializer and enable BIST
mode through Bidirectional control channel
communication and then reacquire forward channel clock
Step 4: Place System in
Normal Operating Mode
BISTEN = L
BIST Start
Step 3: Stop AT SPEED BIST by turning off BIST
mode with BISTEN = L at the Deserializer.
BIST Stop
Figure 34. AT-SPEED BIST System Flow Diagram
Step 1: Place the Deserializer in BIST Mode.
Serializer and Deserializer power supply must be supplied. Enable the AT SPEED BIST mode on the
Deserializer by setting the BISTEN pin High. The 902 GPIO[1:0] pins are used to select the PCLK frequency of
the on-chip oscillator for the BIST test on high speed data path.
Table 5. BIST Oscillator Frequency Select
Des GPIO[1:0]
Oscillator Source
min (MHz)
typ (MHz)
00
External PCLK
10
01
Internal
50
10
Internal
25
11
Internal
12.5
max (MHz )
43
The Deserializer GPIO[1:0] set to 00 will bypass the on-chip oscillator and an external oscillator to Serializer
PCLK input is required. This allows the user to operate BIST under different frequencies other than the
predefined ranges.
Step 2: Enable AT SPEED BIST by placing the Serializer into BIST mode.
Deserializer will communicate through the bidirectional control channel to configure Serializer into BIST mode.
Once the BIST mode is set, the Serializer will initiate BIST transmission to the Deserializer.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
33
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Wait 10 ms for Deserializer to acquire lock and then monitor the LOCK pin transition from LOW to HIGH. At this
point, AT SPEED BIST is operational and the BIST process has begun. The Serializer will start transfer of an
internally generated PRBS data pattern through the high speed serial link. This pattern traverses across the
interconnecting link to the Deserializer. Check the status of the PASS pin; a HIGH indicates a pass, a LOW
indicates a fail. A fail will stay LOW for ½ a clock cycle. If two or more bits in the serial frame fail, the PASS pin
will toggle ½ clock cycle HIGH and ½ clock cycle low. The user can use the PASS pin to count the number of
fails on the high speed link. In addition, there is a defined SER and DES register that will keep track of the
accumulated error count. The Serializer 901 GPIO[0] pin will be assigned as a PASS flag error indicator for the
bidirectional control channel link.
Recovered
Pixel Clock
Case 1: No bit errors
Start Pixel
BISTEN
Recovered
Pixel Data
PASS
Previous
³&5&´ 6WDWH
³&5&´ 6WDWH
Case 2: Bit error(s)
Recovered
Pixel Data
PASS
B
B
B
B
Previous
³&5&´ 6WDWH
³&5&´ 6WDWH
E
E
E
E
Case 3: Bit error(s) AFTER BIST
Duration
Recovered
Pixel Data
PASS
B
Previous
³&5&´ 6WDWH
B = Bad Pixel
PE = Payload
Error
³&5&´ 6WDWH
BIST Duration
(when BISTEN=H)
CRC Status
(when BISTEN=L)
Figure 35. BIST Timing Diagram
Step 3: Stop at SPEED BIST by turning off BIST mode in the Deserializer to determine Pass/Fail.
To end BIST, the system must pull BISTEN pin of the Deserializer LOW. The BIST duration is fully defined by
the BISTEN width and Deserializer LOCK is HIGH; thus the Bit Error Rate is determined by how long the system
holds BISTEN HIGH.
fpixel (MHz)
BIST Duration (s)
x Total Pixels Transmitted = Total Bits Transmitted
= BIST Duration (s) x
Pixel
1 Pixel period (ns) x Total Bits
Bit (Pixel) Error Rate
-1
= [Total Bits Transmitted]
(for passing BIST)
=
[Total Bits Transmitted x Bits/Pixel] -1
Figure 36. BIST BER Calculation
For instance, if BISTEN is held HIGH for 1 second and the PCLK is running at 43 MHz with 16 bpp, then the Bit
Error Rate is no better than 1.46E-9.
Step 4: Place system in Normal Operating Mode by disabling BIST at the Serializer.
34
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Once Step 3 is complete, AT SPEED BIST is over and the Deserializer is out of BIST mode. To fully return to
Normal mode, apply Normal input data into the Serializer.
Any PASS result will remain unless it is changed by a new BIST session or cleared by asserting and releasing
PDB. The default state of PASS after a PDB toggle is HIGH.
It is important to note that AT SPEED BIST will only determine if there is an issue on the link that is not related to
the clock and data recovery of the link (whose status is flagged with LOCK pin).
LVCMOS VDDIO OPTION
1.8V or 3.3V SER Inputs and DES Outputs are user seletable to provide compatibility with 1.8V and 3.3V system
interfaces.
REMOTE WAKE UP (Camera Mode)
After initial power up, the Serializer is in a low-power Standby mode. The Deserializer (controlled by ECU/MCU)
'Remote Wake-up' register allows the Deserializer side to generate a signal across the link to remotely wake-up
the Serializer. Once the Serializer detects the wake-up signal Serializer switches from Standby mode to active
mode. In active mode, the Serializer locks onto PCLK input (if present), otherwise the on-chip oscillator is used
as the input clock source. Note the MCU controller should monitor the Deserializer LOCK pin and confirm LOCK
= H before performing any I2C communication across the link.
For Remote Wake-up to function properly:
• The chipset needs to be configured in Camera mode: Serializer MODE = 0 and Deserializer MODE = 1
• Serializer expects remote wake-up by default at power on.
• Configure the control channel driver of the Deserializer to be in remote wake-up mode by setting Deserializer
Register 0x26h = 0xC0h.
• Perform remote wake-up on Serializer by setting Deserializer Register 0x01 b[2] = 1
• Return the control channel driver of the Deserializer to the normal operation mode by setting Deserializer
Register 0x26h = 0x00h
• Configure the control channel driver of the Deserializer to be in normal operation mode by setting Deserializer
Register 0x27h = 0xC0h.
Serializer can also be put into standby mode by programming the Deserializer remote wake-up control register
0x01 b[2] REM_WAKEUP to 0.
POWERDOWN
The SER has a PDB input pin to ENABLE or Powerdown the device. The modes can be controlled by the host
and is used to disable the Link to save power when the remote device is not operational. An auto mode is also
available. In this mode, the PDB pin is tied High and the SER switches over to an internal oscillator when the
PCLK stops or not present. When a PCLK starts again, the SER will then lock to the valid input PCLK and
transmits the data to the DES. In powerdown mode, the high-speed driver outputs are static (High).
The DES has a PDB input pin to ENABLE or Powerdown the device. This pin can be controlled by the system
and is used to disable the DES to save power. An auto mode is also available. In this mode, the PDB pin is tied
High and the DES will enter powerdown when the serial stream stops. When the serial stream starts up again,
the DES will lock to the input stream and assert the LOCK pin and output valid data. In powerdown mode, the
Data and PCLK outputs are set by the OSS_SEL control register.
POWER UP REQUIREMENTS AND PDB PIN
It is required to delay and release the PDB input signal after VDD (VDDn and VDDIO) power supplies have
settled to the recommended operating voltages. A external RC network can be connected to the PDB pin to
ensure PDB arrives after all the VDD have stabilized.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
35
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
SIGNAL QUALITY ENHANCERS
Des - Receiver Input Equalization (EQ)
The receiver inputs provided input equalization filter in order to compensate for loss from the media. The level of
equalization is controlled via register setting. Note this function can be observed at the CMLOUTP/N test port
enabled via the control registers.
EMI REDUCTION
Des - Receiver Staggered Output
The Receiver staggered outputs allows for outputs to switch in a random distribution of transitions within a
defined window. Outputs transitions are distributed randomly. This minimizes the number of outputs switching
simultaneously and helps to reduce supply noise. In addition it spreads the noise spectrum out reducing overall
EMI.
Des Spread Spectrum Clocking
The DS90UB902Q parallel data and clock outputs have programmable SSCG ranges from 9 kHz–66 kHz and
±0.5%–±2% from 20 MHz to 43 MHz. The modulation rate and modulation frequency variation of output spread is
controlled through the SSC control registers.
PIXEL CLOCK EDGE SELECT (TRFB/RRFB)
The TRFB/RRFB selects which edge of the Pixel Clock is used. For the SER, this register determines the edge
that the data is latched on. If TRFB register is 1, data is latched on the Rising edge of the PCLK. If TRFB register
is 0, data is latched on the Falling edge of the PCLK. For the DES, this register determines the edge that the
data is strobed on. If RRFB register is 1, data is strobed on the Rising edge of the PCLK. If RRFB register is 0,
data is strobed on the Falling edge of the PCLK.
PCLK
DIN/
ROUT
TRFB/RRFB: 0
TRFB/RRFB: 1
Figure 37. Programmable PCLK Strobe Select
36
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
APPLICATIONS INFORMATION
AC COUPLING
The SER/DES supports only AC-coupled interconnects through an integrated DC balanced decoding scheme.
External AC coupling capacitors must be placed in series in the FPD-Link III signal path as illustrated in
Figure 38.
DOUT+
RIN+
DOUT-
RIN-
D
R
Figure 38. AC-Coupled Connection
For high-speed FPD-Link III transmissions, the smallest available package should be used for the AC coupling
capacitor. This will help minimize degradation of signal quality due to package parasitics. The I/O’s require a 100
nF AC coupling capacitors to the line.
TYPICAL APPLICATION CONNECTION
Figure 39 shows a typical connection of the DS90UB901Q Serializer.
DS90UB901Q (SER)
VDDIO
VDDIO
C12
FB1
C8
1.8V
VDDT
C4
FB2
C10
C5
FB3
C11
C6
FB4
C7
FB5
C3
DIN0
DIN1
DIN2
DIN3
DIN4
DIN5
DIN6
DIN7
DIN8
DIN9
DIN10
DIN11
DIN12
DIN13
HSYNC
VSYNC
LVCMOS
Parallel
Bus
C9
C13
VDDPLL
VDDCML
VDDD
C1
Serial
FPD-Link III
Interface
DOUT+
DOUTC2
PCLK
1.8V
LVCMOS
Control
Interface
MODE
PDB
10 k:
ID[X]
GPIO
Control
Interface
RID
GPIO[0]
GPIO[1]
NOTE:
C1 - C2 = 0.1 PF (50 WV)
C3 - C9 = 0.1 PF
C10 - C13 = 4.7 PF
C14 - C15 = >100 pF
RPU = 1 k: to 4.7 k:
RID (see ID[x] Resistor Value Table)
FB1 - FB7: Impedance = 1 k: (@ 100 MHz)
low DC resistance (<1:)
VDDIO
RPU
I2C
Bus
Interface
RPU
SCL
FB6
SDA
FB7
C14
Optional
Optional
C15
RES
DAP (GND)
The "Optional" components shown are
provisions to provide higher system noise
immunity and will therefore result in higher
performance.
Figure 39. DS90UB901Q Typical Connection Diagram — Pin Control
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
37
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Figure 40 shows a typical connection of the DS90UB902Q Deserializer.
DS90UB902Q (DES)
1.8V
VDDD
C13
C11
FB1
C3
FB2
C4
FB3
C5
VDDIO
VDDIO1
FB6
C8
VDDR
C12
C14
VDDIO2
C9
VDDSSCG
VDDIO3
C10
VDDPLL
FB4
C15
C6
FB5
C16
C7
VDDCML
C1
Serial
FPD-Link III
Interface
RIN+
RINC2
TP_A
RES_PIN32
RES_PIN33
TP_B
ROUT0
ROUT1
ROUT2
ROUT3
ROUT4
ROUT5
ROUT6
ROUT7
LVCMOS
Parallel
Bus
ROUT8
ROUT9
ROUT10
ROUT11
ROUT12
ROUT13
HSYNC
VSYNC
PCLK
LVCMOS
Control
Interface
MODE
PDB
RPU
I2C
Bus
Interface
GPIO
Control
Interface
GPIO[0]
GPIO[1]
VDDIO
RPU
SCL
LOCK
PASS
FB7
SDA
FB8
C17
1.8V
C18
Optional
10 k:
Optional
NOTE:
C1 - C2 = 0.1 PF (50 WV)
C3 - C12 = 0.1 PF
C13 - C16 = 4.7 PF
C17 - C18 = >100 pF
RPU = 1 k: to 4.7 k:
RID (see ID[x] Resistor Value Table)
FB1 - FB8: Impedance = 1 k: (@ 100 MHz)
low DC resistance (<1:)
ID[X]
RID
RES_PIN39
DAP (GND)
The "Optional" components shown are
provisions to provide higher system noise
immunity and will therefore result in higher
performance.
Figure 40. DS90UB902Q Typical Connection Diagram — Pin Control
TRANSMISSION MEDIA
The Ser/Des chipset is intended to be used over a wide variety of balanced cables depending on distance and
signal quality requirements. The Ser/Des employ internal termination providing a clean signaling environment.
The interconnect for FPD-Link III interface should present a differential impedance of 100 Ohms. Use of cables
and connectors that have matched differential impedance will minimize impedance discontinuities. Shielded or
un-shielded cables may be used depending upon the noise environment and application requirements. The
chipset's optimum cable drive performance is achieved at 43 MHz at 10 meters length. The maximum signaling
38
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
rate increases as the cable length decreases. Therefore, the chipset supports 50 MHz at shorter distances. Other
cable parameters that may limit the cable's performance boundaries are: cable attenuation, near-end crosstalk
and pair-to-pair skew. The maximum length of cable that can be used is dependant on the quality of the cable
(gauge, impedance), connector, board (discontinuities, power plane), the electrical environment (e.g. power
stability, ground noise, input clock jitter, PCLK frequency, etc.) and the application environment.
The resulting signal quality at the receiving end of the transmission media may be assessed by monitoring the
differential eye opening of the CMLOUT P/N output. A differential probe should be used to measure across the
termination resistor at the CMLOUT P/N pins.
For obtaining optimal performance, we recommend:
• Use Shielded Twisted Pair (STP) cable
• 100Ω differential impedance and 24 AWG (or lower AWG) cable
• Low skew, impedance matched
• Ground and/or terminate unused conductors
70
1960
60
1680
50
1400
40
1120
30
840
DS90UB901Q/902Q
20
560
10
280
0
0
5
15
20
10
CABLE LENGTH (m)
MAX RAW SERIAL RATE (Mbps)
PCLK FREQUENCY (MHz)
Figure 41 shows the Typical Performance Characteristics demonstrating various lengths and data rates using
Rosenberger HSD and Leoni DACAR 538 Cable.
0
25
*Note: Equalization is enabled for cable lengths greater than 7 meters
Figure 41. Rosenberger HSD and Leoni DACAR 538 Cable Performance
PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS
Circuit board layout and stack-up for the Ser/Des devices should be designed to provide low-noise power feed to
the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize
unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by
using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance
for the PCB power system with low-inductance parasitics, which has proven especially effective at high
frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass
capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the
range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the
tantalum capacitors should be at least 5X the power supply voltage being used.
Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per
supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power
entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is
recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors
connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external
bypass capacitor will increase the inductance of the path.
A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size
reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of
these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple
capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At
high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing
the impedance at high frequency.
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
39
DS90UB901Q, DS90UB902Q
SNLS322E – JUNE 2010 – REVISED APRIL 2013
www.ti.com
Some devices provide separate power for different portions of the circuit. This is done to isolate switching noise
effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin
Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In
some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.
Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the
differential lines to prevent coupling from the LVCMOS lines to the differential lines. Closely-coupled differential
lines of 100 Ohms are typically recommended for differential interconnect. The closely coupled lines help to
ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled
lines will also radiate less.
Information on the WQFN style package is provided in Application Note: AN-1187 “Leadless Leadframe Package
(LLP) Application Report” (literature number SNOA401).
INTERCONNECT GUIDELINES
See Application Notes AN-1108 (SNLA008) and AN-905 (SNLA035) for full details.
• Use 100Ω coupled differential pairs
• Use the S/2S/3S rule in spacings
– S = space between the pair
– 2S = space between pairs
– 3S = space to LVCMOS signal
• Minimize the number of Vias
• Use differential connectors when operating above 500Mbps line speed
• Maintain balance of the traces
• Minimize skew within the pair
Additional general guidance can be found in the LVDS Owner’s Manual - available in PDF format from the Texas
Instruments web site at: www.ti.com/lvds
40
Submit Documentation Feedback
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
DS90UB901Q, DS90UB902Q
www.ti.com
SNLS322E – JUNE 2010 – REVISED APRIL 2013
Revision History
04/17/2012
• Added CMLOUT P/N to Deserializer Pin Descriptions
• Added CMLOUT P/N to Deserializer Pin Diagram
• Added ESD CDM and ESD MM values
• Added 3.3V I/O VOH conditions: IOH = -4 mA
• Corrected 3.3V I/O VOL conditions: IOL = +4 mA
• Changed NSID DS90UB901/902QSQX to qty 2500
• Added “Only used when VDDIOCONTROL = 0” note for Deserializer Register 0x03 bit[4] description
• Added Register 0x27 BCC in Deserializer Register table
• Added Register 0x3F CML Output in Deserializer Register table
• Updated SLAVE CLOCK STRETCHING in Functional Description section
• Updated REMOTE WAKE UP (Camera Mode) procedure in Functional Description section
• Updated Des - Receiver Input Equalization (EQ) in Functional Description section
• Updated TRANSMISSION MEDIA in Applications Information section
04/16/2013
• Changed layout of National Data Sheet to TI format
Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: DS90UB901Q DS90UB902Q
Submit Documentation Feedback
41
PACKAGE OPTION ADDENDUM
www.ti.com
12-Jun-2014
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
DS90UB901QSQ/NOPB
ACTIVE
WQFN
RTV
32
1000
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 105
UB901SQ
DS90UB901QSQE/NOPB
ACTIVE
WQFN
RTV
32
250
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 105
UB901SQ
DS90UB901QSQX/NOPB
ACTIVE
WQFN
RTV
32
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 105
UB901SQ
DS90UB902QSQ/NOPB
ACTIVE
WQFN
RTA
40
1000
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 105
UB902QSQ
DS90UB902QSQE/NOPB
ACTIVE
WQFN
RTA
40
250
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 105
UB902QSQ
DS90UB902QSQX/NOPB
ACTIVE
WQFN
RTA
40
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-3-260C-168 HR
-40 to 105
UB902QSQ
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
12-Jun-2014
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
24-Apr-2013
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
DS90UB901QSQ/NOPB
WQFN
RTV
32
DS90UB901QSQE/NOPB
WQFN
RTV
DS90UB901QSQX/NOPB
WQFN
RTV
DS90UB902QSQ/NOPB
WQFN
DS90UB902QSQE/NOPB
DS90UB902QSQX/NOPB
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
1000
178.0
12.4
5.3
5.3
1.3
8.0
12.0
Q1
32
250
178.0
12.4
5.3
5.3
1.3
8.0
12.0
Q1
32
2500
330.0
12.4
5.3
5.3
1.3
8.0
12.0
Q1
RTA
40
1000
330.0
16.4
6.3
6.3
1.5
12.0
16.0
Q1
WQFN
RTA
40
250
178.0
16.4
6.3
6.3
1.5
12.0
16.0
Q1
WQFN
RTA
40
2500
330.0
16.4
6.3
6.3
1.5
12.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
24-Apr-2013
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
DS90UB901QSQ/NOPB
WQFN
RTV
32
1000
213.0
191.0
55.0
DS90UB901QSQE/NOPB
WQFN
RTV
32
250
213.0
191.0
55.0
DS90UB901QSQX/NOPB
WQFN
RTV
32
2500
367.0
367.0
35.0
DS90UB902QSQ/NOPB
WQFN
RTA
40
1000
367.0
367.0
38.0
DS90UB902QSQE/NOPB
WQFN
RTA
40
250
213.0
191.0
55.0
DS90UB902QSQX/NOPB
WQFN
RTA
40
2500
367.0
367.0
38.0
Pack Materials-Page 2
PACKAGE OUTLINE
RTA0040A
WQFN - 0.8 mm max height
SCALE 2.200
PLASTIC QUAD FLATPACK - NO LEAD
6.1
5.9
A
B
PIN 1 INDEX AREA
6.1
5.9
0.5
0.3
0.3
0.2
DETAIL
OPTIONAL TERMINAL
TYPICAL
0.8 MAX
C
SEATING PLANE
0.08
0.05
0.00
4.6 0.1
36X 0.5
10
(0.1) TYP
EXPOSED
THERMAL PAD
20
11
21
4X
4.5
SEE TERMINAL
DETAIL
1
PIN 1 ID
(OPTIONAL)
30
40
31
40X
0.5
0.3
40X
0.3
0.2
0.1
0.05
C A
B
4214989/A 12/2014
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
EXAMPLE BOARD LAYOUT
RTA0040A
WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
( 4.6)
SYMM
40X (0.25)
31
40
40X (0.6)
1
30
36X (0.5)
(0.74)
TYP
SYMM
(5.8)
(1.48)
TYP
( 0.2) TYP
VIA
10
21
(R0.05) TYP
11
20
(0.74) TYP
(1.48) TYP
(5.8)
LAND PATTERN EXAMPLE
SCALE:12X
0.07 MIN
ALL AROUND
0.07 MAX
ALL AROUND
SOLDER MASK
OPENING
METAL
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
NON SOLDER MASK
DEFINED
(PREFERRED)
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4214989/A 12/2014
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
www.ti.com
EXAMPLE STENCIL DESIGN
RTA0040A
WQFN - 0.8 mm max height
PLASTIC QUAD FLATPACK - NO LEAD
(1.48) TYP
9X ( 1.28)
31
40
40X (0.6)
1
30
40X (0.25)
36X (0.5)
(1.48)
TYP
SYMM
(5.8)
METAL
TYP
10
21
(R0.05) TYP
20
11
SYMM
(5.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
70% PRINTED SOLDER COVERAGE BY AREA
SCALE:15X
4214989/A 12/2014
NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
www.ti.com
MECHANICAL DATA
RTV0032A
SQA32A (Rev B)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated