TI1 CDC2509C 3.3v phase-lock loop clock driver Datasheet

SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
D Use CDCVF2509A as a Replacement for
D
D
D
D
D
D
D
D
D
D
D
D
D
D
PW PACKAGE
(TOP VIEW)
this Device
Designed to Meet PC SDRAM Registered
DIMM Design Support Document Rev. 1.2
Spread Spectrum Clock Compatible
Operating Frequency 25 MHz to 125 MHz
Static tPhase Error Distribution at 66MHz to
100 MHz is ±150 ps
Drop-In Replacement for TI CDC2509A With
Enhanced Performance
Jitter (cyc − cyc) at 66 MHz to 100 MHz is
|100 ps|
Available in Plastic 24-Pin TSSOP
Phase-Lock Loop Clock Distribution for
Synchronous DRAM Applications
Distributes One Clock Input to One Bank of
Five and One Bank of Four Outputs
Separate Output Enable for Each Output
Bank
External Feedback (FBIN) Terminal Is Used
to Synchronize the Outputs to the Clock
Input
On-Chip Series Damping Resistors
No External RC Network Required
Operates at 3.3 V
AGND
VCC
1Y0
1Y1
1Y2
GND
GND
1Y3
1Y4
VCC
1G
FBOUT
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
12
13
CLK
AVCC
VCC
2Y0
2Y1
GND
GND
2Y2
2Y3
VCC
2G
FBIN
description
The CDC2509C is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL
to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.
It is specifically designed for use with synchronous DRAMs. The CDC2509C operates at 3.3 V VCC. It also
provides integrated series-damping resistors that make it ideal for driving point-to-point loads.
One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output
signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled
or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in
phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.
Unlike many products containing PLLs, the CDC2509C does not require external RC networks. The loop filter
for the PLL is included on-chip, minimizing component count, board space, and cost.
Because it is based on PLL circuitry, the CDC2509C requires a stabilization time to achieve phase lock of the
feedback signal to the reference signal. This stabilization time is required, following power up and application
of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback
signals. The PLL can be bypassed for test purposes by strapping AVCC to ground.
The CDC2509C is characterized for operation from 0°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright  1998 − 2004, Texas Instruments Incorporated
! " #$%! " &$'(#! )!%
)$#!" # ! "&%##!" &% !*% !%" %+" "!$%!"
"!)) ,!- )$#! &#%"". )%" ! %#%""(- #($)%
!%"!. (( &%!%"
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
1
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
description (continued)
For application information refer to application reports High Speed Distribution Design Techniques for
CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread
Spectrum Clocking (SSC) (literature number SCAA039).
FUNCTION TABLE
INPUTS
OUTPUTS
CLK
1Y
(0:4)
2Y
(0:3)
X
L
L
L
L
L
H
L
L
H
1G
2G
X
L
FBOUT
L
H
H
L
H
H
H
L
H
H
L
H
H
H
H
H
H
H
functional block diagram
1G
11
3
4
5
8
9
2G
20
24
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎ
ÁÁÁÁÁÁ
ÎÎÎÎÎÎÎ
PLL
FBIN
AVCC
13
23
AVAILABLE OPTIONS
2
1Y1
1Y2
1Y3
1Y4
14
21
CLK
1Y0
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
17
16
12
2Y0
2Y1
2Y2
2Y3
FBOUT
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
PACKAGE
TA
SMALL OUTLINE
(PW)
0°C to 85°C
CDC2509CPWR
Terminal Functions
TERMINAL
NAME
NO.
TYPE
DESCRIPTION
CLK
24
I
Clock input. CLK provides the clock signal to be distributed by the CDC2509C clock driver. CLK is used
to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must
have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered
up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the
feedback signal to its reference signal.
FBIN
13
I
Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to
FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally
zero phase error between CLK and FBIN.
1G
11
I
Output bank enable. 1G is the output enable for outputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are
disabled to a logic-low state. When 1G is high, all outputs 1Y(0:4) are enabled and switch at the same
frequency as CLK.
2G
14
I
Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are
disabled to a logic low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same
frequency as CLK.
FBOUT
12
O
Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK.
When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an
integrated 25-Ω series-damping resistor.
1Y (0:4)
3, 4, 5, 8, 9
O
Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the
1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each
output has an integrated 25-Ω series-damping resistor.
2Y (0:3)
21, 20, 17, 16
O
Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the
2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each
output has an integrated 25-Ω series-damping resistor.
AVCC
23
Power
Analog power supply. AVCC provides the power reference for the analog circuitry. In addition, AVCC can
be used to bypass the PLL for test purposes. When AVCC is strapped to ground, PLL is bypassed and
CLK is buffered directly to the device outputs.
AGND
1
Ground
Analog ground. AGND provides the ground reference for the analog circuitry.
VCC
GND
2, 10, 15, 22
Power
Power supply
6, 7, 18, 19
Ground
Ground
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
3
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage range, AVCC (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AVCC < VCC +0.7 V
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 4.6 V
Input voltage range, VI (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 6.5 V
Voltage range applied to any output in the high or low state,
VO (see Notes 2 and 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to VCC + 0.5 V
Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −50 mA
Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±50 mA
Continuous current through each VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±100 mA
Maximum power dissipation at TA = 55°C (in still air) (see Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.7 W
Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65°C to 150°C
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. AVCC must not exceed VCC.
2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. This value is limited to 4.6 V maximum.
4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data
Book, literature number SCBD002.
recommended operating conditions (see Note 5)
VCC, AVCC Supply voltage
VIH
High-level input voltage
VIL
VI
Low-level input voltage
IOH
IOL
High-level output current
MIN
MAX
3
3.6
2
0
Low-level output current
TA
Operating free-air temperature
NOTE 5: Unused inputs must be held high or low to prevent them from floating.
0
V
V
0.8
Input voltage
UNIT
V
VCC
−12
mA
V
12
mA
85
°C
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
fclk
Clock frequency
Input clock duty cycle
Stabilization time†
MIN
MAX
UNIT
25
125
MHz
40%
60%
1
ms
† Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a
fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew,
and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under
SSC application.
4
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VIK
Input clamp voltage
II = −18 mA
IOH = −100 µA
VOH
High-level output voltage
IOH = −12 mA
IOH = − 6 mA
VOL
Low-level output voltage
IOL = 100 µA
IOL = 12 mA
VCC, AVCC
3V
MIN
MIN to MAX
3V
VCC−0.2
2.1
3V
2.4
IOL
II
High-level output current
V
0.8
3V
VO = 1.65 V
VO = 3.135 V
UNIT
−1.2
0.2
3V
3.135 V
MAX
V
MIN to MAX
IOL = 6 mA
VO = 1 V
IOH
TYP‡
V
0.55
−32
3.3 V
−36
3.465 V
mA
−12
3.135 V
Low-level output current
VO = 1.95 V
VO = 1.65 V
34
3.465 V
14
Input current
VO = 0.4 V
VI = VCC or GND
3.6 V
±5
µA
3.6 V
10
µA
3.3 V to 3.6 V
500
µA
3.3 V
ICC§
Supply current
VI = VCC or GND,
Outputs: low or high
IO = 0,
∆ICC
Change in supply current
One input at VCC − 0.6 V,
Other inputs at VCC or GND
40
Ci
Input capacitance
VI = VCC or GND
3.3 V
Co
Output capacitance
VO = VCC or GND
3.3 V
‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§ For ICC of AVCC, and ICC vs Frequency (see Figures 11 and 12).
mA
4
pF
6
pF
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, CL = 30 pF (see Note 6 and Figures 1 and 2)‡
PARAMETER
Phase error time − static (normalized)
(See Figures 3 − 8)
tsk(o)
Output skew time§
FROM
(INPUT)/CONDITION
TO
(OUTPUT)
CLKIN↑ = 66 MHz to100 MHz
FBIN↑
Any Y or FBOUT
Any Y or FBOUT
Phase error time − jitter (see Note 7)
Jitter(cycle-cycle)
(See Figures 9 and 10)
Duty cycle
Any Y or FBOUT
Clkin = 66 MHz to 100 MHz
VCC, AVCC = 3.3 V
± 0.165 V
MIN
−150
−50
Any Y or FBOUT
TYP
UNIT
MAX
150
ps
200
ps
50
|100|
F(clkin > 60 MHz)
Any Y or FBOUT
45%
55%
ps
tr
Rise time (See Notes 8 and 9)
VO = 1.2 V to 1.8 V,
IBIS simulation
Any Y or FBOUT
2.5
1
V/ns
tf
Fall time (See Notes 8 and 9)
VO = 1.2 V to 1.8 V,
IBIS simulation
Any Y or FBOUT
2.5
1
V/ns
‡ These parameters are not production tested.
§ The tsk(o) specification is only valid for equal loading of all outputs.
NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
7. Calculated per PC DRAM SPEC (tphase error, static − jitter(cycle-to-cycle)).
8. This is equivalent to 0.8 ns/2.5 ns and 0.8 ns/2.7 ns into standard 500 Ω/ 30 pf load for output swing of 04. V to 2 V.
9. 64 MB DIMM configuration according to PC SDRAM Registered DIMM Design Support Document, Figure 20 and Table 13.
Intel is a trademark of Intel Corporation.
PC SDRAM Register DIMM Design Support Document is published by Intel Corporation.
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
5
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
PARAMETER MEASUREMENT INFORMATION
3V
Input
50% VCC
0V
tpd
From Output
Under Test
500 W
Output
30 pF
2V
0.4 V
tr
LOAD CIRCUIT FOR OUTPUTS
50% VCC
VOH
2V
0.4 V
VOL
tf
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 100 MHz, ZO = 50 Ω, tr ≤ 1.2 ns, tf ≤ 1.2 ns.
C. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
CLKIN
FBIN
tphase error
FBOUT
Any Y
tsk(o)
Any Y
Any Y
tsk(o)
Figure 2. Phase Error and Skew Calculations
6
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
TYPICAL CHARACTERISTICS
CDC2509C
PHASE ADJUSTMENT SLOPE AND PHASE ERROR
vs
LOAD CAPACITANCE
200
VCC = 3.3 V
fc = 100 MHz
C(LY) = 30pF
TA = 25°C
See Notes A and B
10
100
0
0
Phase Error
−10
−100
−20
−200
−30
−300
Phase Error − ps
Phase Adjustment Slope − ps/pF
20
Phase Adjustment Slope
−40
−400
0
5
10
15
20
25
30
35
40
45
50
C(LF) − Lumped Feedback Capacitance at FBIN − pF
Figure 3
CDC2509A
PHASE ADJUSTMENT SLOPE AND PHASE ERROR
vs
LOAD CAPACITANCE
100
VCC = 3.3 V
fc = 100 MHz
C(LY) = 30pF
TA = 25°C
See Notes A and B
0
0
−10
−100
Phase Error
−20
−200
−30
−300
−40
Phase Error − ps
Phase Adjustment Slope − ps/pF
10
−400
Phase
Adjustment Slope
−50
−500
0
5
10
15
20
25
30
35
40
45
50
C(LF) − Lumped Feedback Capacitance at FBIN − pF
Figure 4
NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm, ZO = 50 Ω Phase error measured from CLK to Y
B. CLF = Lumped feedback capacitance at FBIN
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
7
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
TYPICAL CHARACTERISTICS
PHASE ERROR
vs
CLOCK FREQUENCY
PHASE ERROR
vs
SUPPLY VOLTAGE
0
0
VCC = 3.3 V
C(LY) = 30 pF
C(LF) = 0
TA = 25°C
See Note A
−50
−150
−100
−150
Phase Error − ps
Phase Error − ps
−100
−200
−250
−300
−200
−250
−300
−350
−350
−400
−400
−450
−450
−500
fc = 100 MHz
C(LY) = 30 pF
C(LF) = 0
TA = 25°C
See Note A
−50
20
40
60
80
100
120
140
−500
3.1
160
3.2
fc − Clock Frequency − MHz
Figure 5
CDC2509C
CDC2509A
STATIC PHASE ERROR
vs
CLOCK FREQUENCY
STATIC PHASE ERROR
vs
CLOCK FREQUENCY
3.5
−200
VCC = 3.3 V
C(LY) = C(LF) = 30 pF
TA = 25°C
See Notes B to D
VCC = 3.3 V
C(LY) = C(LF) = 30 pF
See Notes B to D
−300
Static Phase Error − ps
−300
Static Phase Error − ps
3.4
Figure 6
−200
−400
−500
−600
−400
−500
−600
−700
35
45
55
65
75
85
95
105
−700
115 125
35
45
fc − Clock Frequency − MHz
NOTES: A.
B.
C.
D.
55
65
75
85
Figure 8
Trace feedback length FBOUT to FBIN = 5 mm, ZO = 50 Ω
Phase error measured from CLK to FBIN
CLY = Lumped capacitive load at Y
CLF = Lumped feedback capacitance at FBIN
POST OFFICE BOX 655303
95
105 115 125
fc − Clock Frequency − MHz
Figure 7
8
3.3
VCC − Supply Voltage − V
• DALLAS, TEXAS 75265
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
TYPICAL CHARACTERISTICS
CDC2509C
CDC2509A
JITTER
vs
CLOCK FREQUENCY
JITTER
vs
CLOCK FREQUENCY
400
700
VCC = 3.3 V
C(LY) = C(LF) = 30 pF
TA = 25°C
See Notes A and B
350
VCC = 3.3 V
C(LY) = C(LF) = 30 pF
TA = 25°C
See Notes A and B
600
300
250
Jitter − ps
Jitter − ps
500
200
150
0
35
Peak to Peak
300
Peak to Peak
200
100
50
400
Cycle to Cycle
Cycle to Cycle
45
55
65
100
75
85
95
0
35
105 115 125
45
55
fc − Clock Frequency − MHz
65
250
I CC − Supply Current − mA
AI CC − Analog Supply Current − mA
300
AVCC = VCC = 3.465 V
Bias = 0/3 V
C(LY) = 30 pf
C(LF) = 0
TA = 25°C
See Notes A and B
8
6
4
200
AVCC = VCC = 3.465 V
Bias = 0/3 V
C(LY) = 30 pf
C(LF) = 0
TA = 25°C
See Notes A and B
150
100
50
2
0
10
105 115 125
SUPPLY CURRENT
vs
CLOCK FREQUENCY
16
10
95
Figure 10
ANALOG SUPPLY CURRENT
vs
CLOCK FREQUENCY
12
85
fc − Clock Frequency − MHz
Figure 9
14
75
30
50
70
90
110
130
150
0
10
30
fc − Clock Frequency − MHz
50
70
90
110
130
150
fc − Clock Frequency − MHz
Figure 11
Figure 12
NOTES: A. C(LY) = Lumped capacitive load at Y
B. C(LF) = Lumped feedback capacitance at FBIN
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
9
SCAS620A − DECEMBER 1998 − REVISED DECEMBER 2004
TYPICAL CHARACTERISTICS
TI SILICON-BASED
PLL PULLDOWN IBIS I/V
TI SILICON-BASED
PLL PULLUP IBIS I/V
0
VCC = 3.465 V
High IDS
TA = 0°C
100
I OH − High-Level Output Current − mA
I OL − Low-Level Output Current − mA
120
Imax (Intel)
80
VCC = 3.3 V
Nom IDS
TA = 25°C
60
40
VCC = 3.135 V
Low IDS
TA = 85°C
20
VCC = 3.135 V
Low IDS
TA = 85°C
−20
Imin (Intel)
−40
VCC = 3.3 V
Nom IDS
TA = 25°C
−60
VCC = 3.465 V
High IDS
TA = 0°C
−80
Imin (Intel)
Imax (Intel)
0
0
0.5
1
1.5
2
2.5
3
3.5
−100
0
0.5
VO − Output Voltage − V
Figure 13
10
1
1.5
Figure 14
POST OFFICE BOX 655303
2
2.5
VO − Output Voltage − V
• DALLAS, TEXAS 75265
3
3.5
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package Qty
Drawing
Eco Plan
Lead/Ball Finish
(2)
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
(3)
(4)
CDC2509CPW
NRND
TSSOP
PW
24
60
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CK2509C
CDC2509CPWG4
NRND
TSSOP
PW
24
60
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CK2509C
CDC2509CPWR
NRND
TSSOP
PW
24
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CK2509C
CDC2509CPWRG4
NRND
TSSOP
PW
24
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CK2509C
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Only one of markings shown within the brackets will appear on the physical device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
CDC2509CPWR
Package Package Pins
Type Drawing
TSSOP
PW
24
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
2000
330.0
16.4
Pack Materials-Page 1
6.95
B0
(mm)
K0
(mm)
P1
(mm)
8.3
1.6
8.0
W
Pin1
(mm) Quadrant
16.0
Q1
PACKAGE MATERIALS INFORMATION
www.ti.com
14-Jul-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
CDC2509CPWR
TSSOP
PW
24
2000
367.0
367.0
38.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2015, Texas Instruments Incorporated