ATMEL ATAM510 Marc4 4-bit mtp universal microcontroller Datasheet

Features
• Programmable System Clock with Prescaler and Five Different Clock Sources
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
– Up to 8-MHz Crystal Oscillator (System Clock)
– 32-kHz Crystal Oscillator
– RC-oscillator Fully Integrated
– RC-oscillator with External Resistor Adjustment
– External Clock Input
Wide Supply-voltage Range (2.4 V to 6.2 V)
Very Low Halt Current
4-Kbyte EEPROM, 256 × 4-bit RAM
8 Hard and Software Interrupt Priority Levels
Up to 10 External and 4 Internal Interrupts, Bit Wise Maskable with
Programmable Priority Level
Up to 34 I/O Lines
I/O Ports – Bit Wise Configurable with Combined Interrupt Handling
(for Serial I/O Applications)
2 × 8-bit Multifunction Timer/Counters
Coded Reset and Watchdog Timer
Power-on Reset and “Brown Out” Functions
Various Power-down Modes
Efficient, Hardware-controlled Interrupt Handling
High Level Programming Language qFORTH
Comprehensive Library of Useful Routines
Windows® 95/Windows NT® Based Development and Programmer Tools
MARC4 4-bit
MTP Universal
Microcontroller
ATAM510
Description
The ATAM510 is a Multi-time Programmable (MTP) microcontroller which is pin and
functionally compatible to Atmel’s ATAR510 mask programmable microcontroller. It
contains an EEPROM, RAM, up to 34 digital I/O pins, up to 10 maskable external
interrupt sources, 4 maskable internal interrupts, a watchdog timer, an interval timer,
2 × 8-bit multifunction timer/counter modules and a versatile software configurable
on-chip system clock module.
Rev. 4711B–4BMCU–01/05
Figure 0-1.
Block Diagram
TE
SCLIN
System
clock
Test
Sleep
VSS
OSCIN OSCOUT AVDD
ROM
RAM
4K x 8 bit
256 x 4 bit
NRST
VDD
TIM1
Master
reset
Real time
clock
Timer/
counter
Watchdog
Prescaler
Timer 1
Timer 0
MARC4
Melody
& buzzer
4-bit CPU core
I/O bus
I/O
I/O
4
4
I/O
4
4
Port 0 Port 1 Port 5 Port 7
2
I/O
I/O
I/O
Interrupt
& reset
4
Port A
I/O
Interrupt
I/O
I/O
Interrupt
4
4
Port B
Port C
2
Port 6
4
Port 4
ATAM510
4711B–4BMCU–01/05
ATAM510
1. Pin Configuration
BPA0
BPA1
BPA2
BPA3
25
24
23
21
22
BP12
BP11
BP10
BPC0 18
26
27
19
OSCOUT
NRST
28
17
20
OSCIN
29
BPC1 16
BP13
BPC2
AVDD
30
14
15
BP00
TIM1
33
BPC3
BPB0
34
31
BPB1
35
32
BPB3
BPB2
36
BP60
37
PM
SCLIN
BP73
40
BP61
BP72
41
38
BP71
42
39
BP70
44
Pinning SSO44
43
Figure 1-1.
Table 1-1.
TE
13
BP01
9
BP41
12
8
BP42
BP02
7
BP43
10
6
VDD
11
5
BP50
BP03
4
BP51
BP40
2
3
BP52
1
VSS
BP53
ATAM510
Pin Description
Pin
Symbol
Function
1
VSS
Circuit ground
2
BP53
I/O line of high current Port 5 – bit wise configurable
3
BP52
I/O line of high current Port 5 – bit wise configurable
4
BP51
I/O line of high current Port 5 – bit wise configurable
5
BP50
I/O line of high current Port 5 – bit wise configurable
6
VDD
Power supply voltage +2.2 V to +6.2 V
7
BP43
(NBUZ)
8
BP42
(BUZ)
9
BP41
(T0OUT1)
I/O line BP41 of Port 4 – configurable or timer/counter I/O T0OUT1
10
BP40
(T0OUT0)
I/O line BP40 of Port 4 – configurable or timer/counter I/O T0OUT0
11
BP03
I/O line of Port 0 – automatic nibble wise configurable
12
BP02
I/O line of Port 0 – automatic nibble wise configurable
13
BP01
I/O line of Port 0 – automatic nibble wise configurable
14
BP00
I/O line of Port 0 – automatic nibble wise configurable
15
TIM1
Dedicated I/O for Timer 1
16
BPC1
I/O line of Port C – bit wise configurable I/O
17
TE
18
BPC0
I/O line of Port C – bit wise configurable I/O
19
BP13
I/O line of Port 1 – automatic nibble wise configurable
High current I/O line BP43 of Port 4 – configurable or buzzer output NBUZ
High current I/O line BP42 of Port 4 – configurable or buzzer output BUZ
Test mode input, used to control production test modes (internal pull-down)
3
4711B–4BMCU–01/05
Table 1-1.
4
Pin Description
Pin
Symbol
Function
20
BP12
I/O line of Port 1 – automatic nibble wise configurable
21
BP11
I/O line of Port 1 – automatic nibble wise configurable
22
BP10
I/O line of Port 1 – automatic nibble wise configurable
23
BPA3
I/O line of Port A – bit wise configurable, as inputs for port monitor module and optional coded reset
inputs
24
BPA2
I/O line of Port A – bit wise configurable, as inputs for port monitor module and optional coded reset
inputs
25
BPA1
I/O line of Port A – bit wise configurable, as inputs for port monitor module and optional coded reset
inputs
26
BPA0
I/O line of Port A – bit wise configurable, as inputs for port monitor module and optional coded reset
inputs
27
NRST
Reset input (/output), a logic low on this pin resets the device. An internal watchdog or coded reset can
generate a low pulse on this pin
28
OSCOUT
32-kHz or 4-MHz quartz crystal output pin
29
OSCIN
32-kHz or 4-MHz quartz crystal input pin
30
AVDD
Analog power supply voltage +2.2 V to +6.2 V
31
BPC2
I/O line of Port C – bit wise configurable I/O
32
BPC3
I/O line of Port C – bit wise configurable I/O
33
BPB0
I/O line of Port B – bit wise configurable I/O and as inputs for port monitor module
34
BPB1
I/O line of Port B – bit wise configurable I/O and as inputs for port monitor module
35
BPB2
I/O line of Port B – bit wise configurable I/O and as inputs for port monitor module
36
BPB3
I/O line of Port B – bit wise configurable I/O and as inputs for port monitor module
37
BP60
I/O line of Port 6 – bit wise configurable I/O or as external programmable interrupts
38
BP61
I/O line of Port 6 – bit wise configurable I/O or as external programmable interrupts
39
SCLIN
External trimming resistor or external clock input
40
PM
MTP program mode enable pin (internal pull-down)
41
BP73
I/O line of high current Port 7 – bit wise configurable
42
BP72
I/O line of high current Port 7 – bit wise configurable
43
BP71
I/O line of high current Port 7 – bit wise configurable
44
BP70
I/O line of high current Port 7 – bit wise configurable
ATAM510
4711B–4BMCU–01/05
ATAM510
2. MARC4 Architecture
2.1
General Description
The functionality, programming and pinning of the ATAM510 is compatible with the ATAR510
mask programmable microcontroller from Atmel. All on-chip modules are addressed and controlled with exactly the same programming code, so that a program targeted for the ATAR510
can be read directly into the ATAM510 and will operate in the same fashion.
The MARC4 microcontroller consists of an advanced stack-based 4-bit CPU core and on-chip
peripherals. The CPU is based on the Harvard architecture with physically separate program
memory (ROM) and data memory (RAM). Three independent buses, the instruction bus, the
memory bus and the I/O bus, are used for parallel communication between ROM, RAM and
peripherals. This enhances program execution speed by allowing both instruction prefetching,
and a simultaneous communication to the on-chip peripheral circuitry. The extremely powerful
integrated interrupt controller with associated eight prioritized interrupt levels supports fast and
efficient processing of hardware events. The MARC4 is designed for the high-level programming
language qFORTH. The core includes both an expression and a return stack. This architecture
enables high-level language programming without any loss of efficiency or code density.
Figure 2-1.
MARC4 Core
MARC4 CORE
Reset
Program
PC
memory
X
Y
RAM
SP
256 x 4-bit
RP
Reset
Clock
Instruction
bus
Memory bus
Instruction
decoder
TOS
System
clock
Sleep
CCR
Interrupt
controller
ALU
I/O bus
On-chip peripheral modules
5
4711B–4BMCU–01/05
2.2
Components of MARC4 Core
The core contains ROM, RAM, ALU, a program counter, RAM address registers, an instruction
decoder and an interrupt controller. The following sections describe each functional block in
more detail.
2.2.1
EEPROM
The program memory (EEPROM) is programmed with the customer application program. The
EEPROM is addressed by a 12-bit wide program counter, thus predefining a maximum program
bank size of 4 Kbytes. The lowest user ROM address segment is taken up by a 512-byte zero
page which contains predefined start addresses for interrupt service routines and special subroutines accessible with single byte instructions (SCALL). The corresponding memory map is
shown in Figure 2-2. Look-up tables of constants can also be held in EEPROM and are
accessed via the MARC4’s built-in table instruction.
Figure 2-2.
EEPROM Map of the ATAM510
FFFh
FFFh
SCALL addresses
EEPROM
(4K x 8 bit)
Z er o
p age
020 h
018h
010h
008h
000 h
1FFh
Zero page
000h
2.2.2
1F8h
1F0h
1E8h
1E0h
1 E0h
I NT 7
1C 0h
I NT 6
180h
I NT 5
140h
I NT 4
100h
I NT 3
0C 0h
I NT 2
080h
I NT 1
040h
I NT 0
008h
000h
$R E SE T
$A U T O SL E E P
RAM
The MARC4 contains 256 x 4-bit wide static random access memory (RAM). It is used for the
expression stack, the return stack and data memory for variables and arrays. The RAM is
addressed by any of the four 8-bit wide RAM address registers SP, RP, X and Y.
Figure 2-3.
RAM Map
RAM
(256 x 4-bit)
Autosleep
RAM address register:
3
0
TOS
TOS-1
TOS-2
FFh
FCh
Global
variables
X
SP
4-bit
Y
SP
TOS-1
Expression
stack
Return stack
11
0
RP
Return
stack
RP
04h
00h
6
Expression stack
07h
03h
Global
vvariables
12-bit
ATAM510
4711B–4BMCU–01/05
ATAM510
2.2.3
Expression Stack
The 4-bit wide expression stack is addressed with the expression stack pointer (SP). All arithmetic, I/O and memory reference operations take their operands from, and return their results to
the expression stack. The MARC4 performs the operations with the top of stack items (TOS and
TOS-1). The TOS register contains the top element of the expression stack and works in the
same way as an accumulator. This stack is also used for passing parameters between subroutines and as a scratch pad area for temporary storage of data.
2.2.4
Return Stack
The 12-bit wide return stack is addressed by the return stack pointer (RP). It is used for storing
return addresses of subroutines, interrupt routines and for keeping loop index counts. The return
stack can also be used as a temporary storage area.
The MARC4 instruction set supports the exchange of data between the top elements of the
expression stack and the return stack. The two stacks, within the RAM, have a user definable
location and maximum depth.
2.3
Registers
The MARC4 controller has seven programmable registers and one condition code register. They
are shown in the following programming model.
2.3.1
Program Counter (PC)
The program counter is a 12-bit register which contains the address of the next instruction to be
fetched from the ROM. Instructions currently being executed are decoded in the instruction
decoder to determine the internal micro-operations. For linear code (no calls or branches) the
program counter is incremented with every instruction cycle. If a branch, call, return instruction
or an interrupt is executed, the program counter is loaded with a new address. The program
counter is also used with the table instruction to fetch 8-bit wide constants.
Figure 2-4.
Programming Model
11
0
Program counter
PC
0
7
0
RP
0
Return stack pointer
0
7
SP
Expression stack pointer
0
7
X
RAM address register (X)
7
0
Y
RAM address register (Y)
3
0
Top of stack register
TOS
3
CCR
C
0
--
B
I
Condition code register
Interrupt enable
Branch
Reserved
Carry/borrow
7
4711B–4BMCU–01/05
2.3.2
RAM Address Registers
The RAM is addressed with the four 8-bit wide RAM address registers: SP, RP, X and Y. These
registers allow access to any of the 256 RAM nibbles.
2.3.3
Expression Stack Pointer (SP)
The stack pointer contains the address of the next-to-top 4-bit item (TOS-1) of the expression
stack. The pointer is automatically pre-incremented if a nibble is moved onto the stack or postdecremented if a nibble is removed from the stack. Every post-decrement operation moves the
item (TOS-1) to the TOS register before the SP is decremented. After a reset the stack pointer
has to be initialized with >SP S0 to allocate the start address of the expression stack area.
2.3.4
Return Stack Pointer (RP)
The return stack pointer points to the top element of the 12-bit wide return stack. The pointer
automatically pre-increments if an element is moved onto the stack, or it post-decrements if an
element is removed from the stack. The return stack pointer increments and decrements in
steps of 4. This means that every time a 12-bit element is stacked, a 4-bit RAM location is left
unwritten. This location is used by the qFORTH compiler to allocate 4-bit variables. After a reset
the return stack pointer has to be initialized via >RP FCh.
2.3.5
RAM Address Registers (X and Y)
The X and Y registers are used to address any 4-bit item in the RAM. A fetch operation moves
the addressed nibble onto the TOS. A store operation moves the TOS to the addressed RAM
location. By using either the pre-increment or post-decrement addressing mode arrays in the
RAM can be compared, filled or moved.
2.3.6
Top of Stack (TOS)
The top of stack register is the accumulator of the MARC4. All arithmetic/logic, memory reference and I/O operations use this register. The TOS register receives data from the ALU, ROM,
RAM or I/O bus.
2.3.7
Condition Code Register (CCR)
The 4-bit wide condition code register contains the branch, the carry and the interrupt enable
flag. These bits indicate the current state of the CPU. The CCR flags are set or reset by ALU
operations. The instructions SET_BCF, TOG_BF, CCR! and DI allow direct manipulation of the
condition code register.
2.3.8
Carry/Borrow (C)
The carry/borrow flag indicates that the borrow or carry out of the Arithmetic Logic Unit (ALU)
occurred during the last arithmetic operation. During shift and rotate operations, this bit is used
as a fifth bit. Boolean operations have no affect on the C-flag.
2.3.9
Branch (B)
The branch flag controls the conditional program branching. Should the branch flag have been
set by a previous instruction, a conditional branch will cause a jump. This flag is affected by
arithmetic, logic, shift, and rotate operations.
8
ATAM510
4711B–4BMCU–01/05
ATAM510
2.3.10
2.4
Interrupt Enable (I)
The interrupt enable flag globally enables or disables the triggering of all interrupt routines with
the exception of the non-maskable reset. After a reset or while executing the DI instruction, the
interrupt enable flag is reset, thus disabling all interrupts. The core will not accept any further
interrupt requests until the interrupt enable flag has been set again by either executing an EI or
SLEEP instruction.
ALU
The 4-bit ALU performs all the arithmetic, logical, shift and rotate operations with the top two elements of the expression stack (TOS and TOS-1) and returns the result to the TOS. The ALU
operations affect the carry/borrow and branch flag in the condition code register (CCR).
Figure 2-5.
ALU Zero-address Operations
RAM
SP
TOS-1
TOS
TOS-2
TOS-3
TOS-4
ALU
CCR
2.4.1
Instruction Set
The MARC4 instruction set is optimized for the high level programming language qFORTH.
Many MARC4 instructions are qFORTH words. This enables the compiler to generate a fast and
compact program code. The CPU has an instruction pipeline which allows the controller to
prefetch an instruction from EEPROM at the same time as the present instruction is being executed. The MARC4 is a zero-address machine, the instructions contain only the operation to be
performed and no source or destination address fields. The operations are implicitly performed
on the data placed on the stack. There are one and two byte instructions which are executed
within 1 to 4 machine cycles. A MARC4 machine cycle is made up of two system clock
cycles (SYSCL). Most of the instructions are only one byte long and are executed in a single
machine cycle.
2.4.2
I/O Bus
The I/O ports and the registers of the peripheral modules are I/O mapped. All communication
between the core and the on-chip peripherals takes place via the I/O bus and the associated I/O
control. With the MARC4 IN and OUT instructions the I/O bus allows a direct read or write
access to one of the 16 primary I/O addresses. More about the I/O access to the on-chip peripherals is described in the section “Peripheral Modules”. The I/O bus is internal and is not
accessible by the customer on the final microcontroller device, but it is used as the interface for
the MARC4 emulation.
9
4711B–4BMCU–01/05
2.5
Interrupt Structure
The MARC4 can handle interrupts with eight different priority levels. They can be generated
from the internal and external interrupt sources or by a software interrupt from the CPU itself.
Each interrupt level has a hard-wired priority and an associated vector for the service routine in
the ROM (see Table 2-1 on page 11). The programmer can postpone the processing of interrupts by resetting the interrupt enable flag (I) in the CCR. An interrupt occurrence will still be
registered, but the interrupt routine only started after the I flag is set. All interrupts can be
masked, and the priority individually software configured by programming the appropriate control
register of the interrupting module (see section “Peripheral Modules”).
2.5.1
Interrupt Processing
For processing the eight interrupt levels, the MARC4 includes an interrupt controller with two 8bit wide interrupt pending and interrupt active registers. The interrupt controller samples all interrupt requests during every non-I/O instruction cycle and latches these in the interrupt pending
register. Whenever an interrupt request is detected, the CPU interrupts the program currently
being executed, on condition that no higher priority interrupt is present in the interrupt active register. If the interrupt enable bit is set, the processor enters an interrupt acknowledge cycle.
During this cycle a short call (SCALL) instruction to the service routine is executed and the current PC is saved on the return stack.
An interrupt service routine is completed with the RTI instruction. This instruction resets the corresponding bits in the interrupt pending/active register and fetches the return address from the
return stack to the program counter. When the interrupt-enable flag is reset (triggering of interrupt routines are disabled), the execution of new interrupt service routines is inhibited but not the
logging of the interrupt requests in the interrupt pending register. The execution of the interrupt
is delayed until the interrupt-enable flag is set again. Note that interrupts are only lost if an interrupt request occurs while the corresponding bit in the pending register is still set (i.e., the
interrupt service routine is not yet finished).
After a master reset (power-on, brown-out or watchdog reset), the interrupt-enable flag and the
interrupt pending and interrupt active registers are all reset.
2.5.2
10
Interrupt Latency
The interrupt latency is the time from the occurrence of the interrupt to the interrupt service routine being activated. In MARC4 this is extremely short (taking between 3 to 5 machine cycles
depending on the state of the core).
ATAM510
4711B–4BMCU–01/05
ATAM510
Figure 2-6.
Interrupt Handling
INT7
7
INT7 active
Priority Level
RTI
INT5
6
5
INT5 active
RTI
INT3
4
INT2
3
INT3 active
RTI
2
INT2 pending
INT2 active
RTI
1
SWI0
0
INT0 pending
INT0 active
RTI
Main /
Autosleep
Main/
Autosleep
Time
Table 2-1.
Interrupt Priority Table
Interrupt
Priority
ROM Address
Maskable
Interrupt Opcode
INT0
Lowest
040h
Yes
C8h (SCALL 040h)
INT1
|
080h
Yes
D0h (SCALL 080h)
INT2
|
0C0h
Yes
D8h (SCALL 0C0h)
INT3
|
100h
Yes
E8h (SCALL 100h)
INT4
|
140h
Yes
E8h (SCALL 140h)
INT5
|
180h
Yes
F0h (SCALL 180h)
INT6
↓
1C0h
Yes
F8h (SCALL 1C0h)
INT7
Highest
1E0h
Yes
FCh (SCALL 1E0h)
11
4711B–4BMCU–01/05
Table 2-2.
Hardware Interrupts
Possible Interrupt Priorities
Interrupt Source
0
1
2
3
4
5
6
Interrupt Mask
RST
Register
Bit
NRST external
7
X
–
–
Function
Low level active
Watchdog
#
–
–
1/2 to 2 s time out
Port A coded reset
#
–
–
Level any inputs
Port A monitor
*
*
*
*
PAIPR
3
Any edge, any input
Port B monitor
*
*
*
*
PBIPR
3
Any edge, any input
Port 60 external
*
*
*
*
P6CR
1.0
Any edge
P6CR
3.2
Any edge
ITIPR
0
1 of 8 frequencies
(8 to 128 Hz)
ITIPR
1
1 of 8 frequencies
(8 to 8192 Hz)
T0CR
0
Overflow/compare/
end measurement
T1CR
0
Compare
Port 61 external
*
*
Interval timer INTA
*
Interval timer INTB
*
*
*
Timer 0
Timer 1
*
*
*
*
*
*
*
*
*
*
X = Hardwired (neither optional or software configurable)
# = Customer mask option (see “Hardware Options”)
* = Software configurable (see “Peripheral Modules” section for further details)
In the ATAM510, there are eleven hardware interrupt sources which can be programmed to
occupy a variety of priority levels. With the exception of the reset sources (RST), each source
can be individually masked by mask bits in the corresponding control registers. An overview of
the possible hardware configurations is shown in Table 2-2.
2.5.3
12
Software Interrupts
The programmer can generate interrupts by using the software interrupt instruction (SWI) which
is supported in qFORTH by predefined macros named SWI0 to SWI7. The software triggered
interrupt operates exactly like any hardware triggered interrupt. The SWI instruction takes the
top two elements from the expression stack and writes the corresponding bits via the I/O bus to
the interrupt pending register. Therefore, by using the SWI instruction, interrupts can be re-prioritized or lower priority processes scheduled for later execution.
ATAM510
4711B–4BMCU–01/05
ATAM510
2.6
Hardware Reset
The master reset forces the CPU into a well-defined condition. It is unmaskable and is activated
independent of the current program state. It can be triggered by either initial supply power-up, a
short collapse of the power supply, a watchdog time-out, activation of the NRST input, or the
occurrence of a coded reset on Port A (see Figure 2-7).
A master reset activation will reset the interrupt enable flag, the interrupt pending registers the
interrupt active registers and initializes all on-chip peripherals. In this state all ports take on a
high resistance input status with deactivated pull-up and pull-down transistors (see Figure 2-9
on page 16)
When the reset condition disappears, the hardware configuration previously programmed in the
configuration EEPROM (see section “MTP Programming”) is loaded into the peripherals so that
all port characteristics and pull-up/downs reflect the programmed configuration. This configuration period is immediately followed by a further reset delay time (approximately 80 ms), after
which a short call instruction (opcode C1h) to the EEPROM address 008h is performed. This
activates the initialization routine $RESET which in turn initializes all necessary RAM variables,
stack pointers and peripheral configuration registers.
Figure 2-7.
Reset Configuration/Start-up Sequence
VDD
(1)
Pull-up
= Configuration
NRST
Reset delay
timer
Power-on
reset
reset code
CODE(1)
VSS
VDD
Watchdog(1)
Time out
Port A
CPU reset
Port A
I/O
rst
WD reset
CPU
2.6.1
Power-on Reset
The fully integrated power-on reset circuit ensures that the core is held in a reset state until the
minimum operating supply voltage has been reached. A reset condition is also generated should
the supply voltage drop momentarily below the minimum operating supply.
2.6.2
External Reset (NRST)
An external reset can be triggered with the NRST pin. To activate an external reset, the pin
should be low for a minimum of 4 µs.
2.6.3
Coded Reset (Port A)
The coded reset circuit is connected directly to Port A terminals. By using a mask option, the
user can define a hardwired code combination (e.g., all pins low) which, if occurring on Port A,
will generate a reset in the same way as the NRST pin.
13
4711B–4BMCU–01/05
Table 2-3.
Multiple Key Reset Options
NO_RST
Not used (default)
RST2
BPA0 and BPA1 = low
RST3
BPA0 and BPA1 and BPA2 = low
RST4
BPA0 and BPA1 and BPA2 and BPA3 = low
RST5
BPA0 and BPA1 = high
RST6
BPA0 and BPA1 and BPA2 = high
RST7
BPA0 and BPA1 and BPA2 and BPA3 = high
Note:
2.6.4
If this option is used, the reset is not maskable and will also trigger if the predefined code is written
on to Port A by the CPU itself. Care should also be taken not to generate an unwanted reset by
inadvertently passing through the reset code on input transitions. This applies especially if the
pins have a high capacitive load.
Watchdog Reset
The watchdog’s function can be enabled via a mask option and triggers a reset with every
watchdog counter overflow. To suppress the watchdog reset, the counter must be regularly
reset by reading the watchdog register address (CWD). The CPU reacts in exactly the same
manner as a reset stimulus from any of the above sources.
Figure 2-8.
Normal Mode Start-up
NRST
Device
status
Reset
Configuration period
250 ms
Port
status
Pull-up/
pull-down
configuration
14
Program defined
Input mode
Old config.
No pull-up/-down
Input mode
No pull-up/-down
Power-on reset delay
Application program
execution
80 ms
Input mode
New configuration
Program defined
New configuration
ATAM510
4711B–4BMCU–01/05
ATAM510
2.7
2.7.1
Clock Generation
Clock Module
The clock module generates two clocks. The system clock (SYSCL) supplies the CPU and the
peripherals while the lower frequency periphery sub-clock (SUBCL) supplies only the peripherals. The modes for clock sources are programmable with the OS1-bit and OS0-bit in the SCregister and the CCS-bit in the CM-register.
The clock module includes 4 different internal oscillator types: two RC-oscillators, one 4-MHz
crystal oscillator and one 32-kHz crystal oscillator. The pins OSC1 and OSC2 provide the interface to connect a crystal either to the 4-MHz, or to the 32-kHz crystal oscillator. SCLIN can be
used as an input for an external clock or to connect an external trimming resistor for the RCoscillator 2. All necessary components with the exception of the crystal and the trimming resistor
is integrated on-chip. Any one of these clock sources can be selected to generate the system
clock (SYSCL).
In applications that do not require exact timing, it is possible to use the fully integrated RC-oscillator 1 without any external components. The RC-oscillator 2 is more stable but the oscillator
frequency must be trimmed with an external resistor attached between SCLIN and VDD. In this
configuration, for system clock frequencies below 2 MHz, the RC-oscillator 2 frequency can be
maintained stable with a tolerance of ±10% over the full operating temperature and voltage
range.
The clock module is software programmable using the clock management register (CM) and the
system configuration register (SC). The required oscillator configuration can be selected with the
OS(1:0)-bits in the SC-register. A programmable 4-bit divider stage allows the adjustment of the
system clock speed. A synchronization stage avoids any clock glitches which could be caused
by clock source switching.
The CPU always requires SYSCL clocks to execute instructions, process interrupts and enter or
leave the SLEEP state. Internal oscillators are, depending on the condition of the NSTOP-bit
automatically stopped and started where necessary. Special care must however be taken when
using an external clock source which is gated by one of the microcontroller port signals. This
configuration can hang up if the external oscillator is switched off while the external clock source
is still selected. It is therefore advisable in such a case to switch first to the internal RC-oscillator
1 source using the CSS-bit. The external source can then be reselected later when the external
oscillator has again been restarted.
15
4711B–4BMCU–01/05
Figure 2-9.
Clock Module
SCLIN
SYSCLmax
RC[1:0]
SYSCL
ExOut
Stop
ExIn
RC-oscillator2
OSCIN
SC:
RCoscillator 1
Ext. clock
Stop
RCOut2
Stop
RTrim
RCOut1
Control
IN1
/2
/2
/2
to CPU
and
Timer/
counter
/2
IN2
4-MHz oscillator
Divider chain
Oscin
Oscout
4Out
Stop
/8
32-kHz oscillator
OSCOUT
Oscin
Oscout
32Out
Sleep
SYSCLmax/64
Stop
SUBCL
CM:
NSTOP
CCS
CSS1
CSS0
32 kHz
SC:
Table 2-4.
OS1
OS0
Clock Modes
Clock Source for SYSCL
2.7.2
2.7.2.1
16
CCS = 0
Clock Source for SUBCL
Mode
OS1
OS0
CCS = 1
CCS = 1
CCS = 0
1
1
1
RC-oscillator 1
(internal)
External input clock SYCLmax/64
SCLIN/128
2
0
1
RC-oscillator 1
(internal)
RC-oscillator 2 with
external trimming
resistor
SYCLmax/64
SYCLmax/64
3
1
0
RC-oscillator 1
(internal)
4-MHz oscillator
SYCLmax/64
fXTAL/128
4
0
0
RC-oscillator 1
(internal)
32-kHz oscillator
32 kHz
Oscillator Circuits and External Clock Input Stage
RC-oscillator 1 Fully Integrated
For timing insensitive applications, it is possible to use the fully integrated RC-oscillator 1. It
operates without any external components and saves additional costs. The RC-oscillator 1 center frequency tolerance is better than ±50% over the full temperature and voltage range. A
reduction in the application operating supply voltage and temperature ranges will result in
improved frequency tolerance. For more detailed information see Figure 7-8 to Figure 7-9 on
page 66. The basic center frequency of the RC-oscillator 1 is programmable with the RC1 and
the RC0-bits in the SC-register.
ATAM510
4711B–4BMCU–01/05
ATAM510
Figure 2-10. RC-oscillator 1
RC1
RCoscillator 1
RcOut1
RC0
Stop
RcOut1
Osc-Stop
Control
2.7.2.2
External Input Clock
The SCLIN pin can be driven by an external clock source provided it meets the specified duty
cycle, rise and fall times and input levels. The maximum system clock frequency fSYSCLmax that
the core can operate is fSCLIN/2 (see Figure 2-11).
Figure 2-11. External Input Clock
Ext. input clock
Ext.
Clock
2.7.2.3
SCLIN
ExOut
ExIn
Stop
ExOut
Osc-Stop
RC-oscillator 2 with External Trimming Resistor
The RC-oscillator 2 is a high stability oscillator whereby the oscillator frequency can be trimmed
with an external resistor between SCLIN and VDD. In this configuration, as long as the system
clock frequency does not exceed 2 MHz, the RC-oscillator 2 frequency can be maintained stable
with a tolerance of ±10% over the full operating temperature and voltage range.
For example: A SYSCLmax frequency of 2 MHz, can be obtained by connecting a resistor Rext =
150 kΩ (see Figure 2-12, Figure 7-6 on page 65 to Figure 7-7 on page 65).
Figure 2-12. RC-oscillator 2
VDD
Rext
RCoscillator 2
RcOut2
RcOut2
SCLIN
RTrim
Stop
2.7.2.4
Osc-Stop
4-MHz Oscillator
The integrated system clock oscillator requires an external crystal or ceramic resonator connected between the OSCIN and OSCOUT pins to establish oscillation. All the necessary
oscillator circuitry, with the exception of the actual crystal, resonator and the optional C3 and C4
are integrated on-chip.
17
4711B–4BMCU–01/05
Figure 2-13. System Clock Oscillator
C3
OSCIN
Oscin
4Out
XTAL
Cer.
Res
4-MHz
oscillator
Oscout
Stop
4Out
Osc-Stop
C4 OSCOUT
2.7.2.5
32-kHz Oscillator
Some applications require accurate long-term time keeping without putting excessive demands
on the CPU or alternatively low resolution computing power. In this case, the on-chip ultra low
power 32-kHz crystal oscillator can be used to generate both the SUBCL and/or the SYSCL. In
this mode, power consumption can be significantly reduced. The 32-kHz crystal oscillator will
key operating (not stopped) during any CPU power-down/SLEEP mode.
Figure 2-14. 32-kHz Crystal Oscillator
OSCIN
Oscin
32Out
XTAL
32 kHz
32Out
32-kHz
oscillator
Oscout
OSCOUT
Note:
2.7.2.6
18
Both, the 4-MHz and the 32-kHz crystal oscillator, use an integrated 14 stage divider circuit to stabilize oscillation before the oscillator output is used as system clock. This results in an additional
delay of about 4 ms for the 4-MHz crystal and about 500 ms for the 32-kHz crystal.
Quartz Oscillator Configuration
If the customer’s application necessitates the use of a quartz crystal clock source and this
requires capacitive trimming, the trimming capacitors are not integrated into the MTP unlike the
ATAR510 and should therefore be connected externally as discrete components between the
respective Quartz Crystal terminals (OSCIN, OSCOUT) and VSS.
ATAM510
4711B–4BMCU–01/05
ATAM510
2.7.3
Clock Management Register (CM)
The clock management register controls the system clock divider chain, as well as the peripheral
clock in power-down modes.
Auxiliary register address: ’E’hex
CM
Bit 3
Bit 2
Bit 1
Bit 0
NSTOP
CCS
CSS1
CSS0
NSTOP
Not STOP peripheral clock
NSTOP = 0, stops the peripheral clock while the core is in SLEEP mode
The 32-kHz crystal oscillator SUBCL clock cannot be stopped
NSTOP = 1, enables the peripheral clock while the core is in SLEEP mode
CCS
Core Clock Select
CCS = 1, the internal RC-oscillator 1 generates SYSCL
CCS = 0, the 4-MHz crystal oscillator, the 32-kHz crystal oscillator, an external
clock source or the RC-oscillator 2 (with the external resistor) will
generate SYSCL dependent on the setting of OS0 and OS1 in the
system configuration register
CSS1 (1:0)
Core Speed Select
These two bits control the system clock divider chain
Table 2-5.
2.7.4
Reset value: 1111b
Core Speed Select
CSS1
CSS0
Divider
Note
0
0
16
SYSCLmax/8
0
1
8
SYSCLmax/4
1
0
4
SYSCLmax/2
1
1
2
Reset value = SYSCLmax
System Configuration Register (SC)
Primary register address: ’E’hex
SC: write
Table 2-6.
Bit 3
Bit 2
Bit 1
Bit 0
RC1
RC0
OS1
OS0
Reset value: 1111b
Internal RC Oscillator 1 Frequency Selection (SYSCLmax)
RC1
RC0
SYSCLmax at 25°C, VDD = 5 V
Note
0
0
0
7.0 MHz (fiRC0)
–
1
3.0 MHz (fiRC1)
–
1
0
2.0 MHz (fiRC2)
–
1
1
0.8 MHz (fiRC3)
Reset value
19
4711B–4BMCU–01/05
OS1, OS0
Oscillator selection bits (in conjunction with the CCS-bit)
Table 2-7.
Oscillator Select
CCS
OS1
OS0
0
1
1
0
0
1
0
1
0
0
0
0
32 kHz
1
x
x
SYSCLmax/64 or 32 kHz
Note:
2.7.5
SUBCL
System Oscillator Selection
External input clock at SCLIN
SYSCLmax/64
RC-oscillator 2 with Rext
4-MHz crystal oscillator
32-kHz crystal oscillator
RC-oscillator 1
If the bit CCS = 0 in the CM-register, the RC-oscillator 1 is stopped.
Power-down Modes
The ATAM510 incorporates several modes which enable the power consumption to be tailored
to a minimum without sacrificing computational power. When the controller exits the lowest priority interrupt task, it reverts to a SLEEP state. This is a CPU shutdown condition which is used to
reduce average system power consumption where the CPU itself is only partially utilized. In
SLEEP, the CPU clocking system is deactivated whereby the peripherals and associated clock
sources may remain active (Standby Mode) or they can also be halted (Halt Mode). In Standby
Mode, the peripherals are able to continue operation and if required also generate interrupts
which can, along with a reset, reactivate the CPU to bring it out of the sleep state.
SLEEP can only be maintained when none of the interrupt pending or active register bits are set.
The application of the $AUTOSLEEP routine ensures the correct function of the sleep mode.
In both Standby and Active modes the current consumption is largely dependent on the frequency of the CPU system clock (SYSCL) and the supply voltage (VDD) (see Figure 7-3 and
Figure 7-4 on page 64) while the Halt Mode current is merely controller static leakage current.
Selection of Standby or Halt mode is performed by the NSTOP bit in the clock management register (CM). It should be noted that the low power 32-kHz crystal oscillator, if enabled will always
remain active in both Standby and Halt modes.
Table 2-8.
Mode
20
Power-down Modes
CPU Core
State
NSTOP
RC-Oscillator 1
RC-Oscillator 2
4-MHz Oscillator
32-kHz
Oscillator
External Input
Clock at SCLIN
Active
RUN
1
RUN
RUN
Enabled
Standby
SLEEP
1
RUN
RUN
Enabled
Halt
SLEEP
0
STOP
RUN
Disabled
ATAM510
4711B–4BMCU–01/05
ATAM510
2.7.6
Clock Monitor Mode
Figure 2-15. Clock Monitoring
NRST
TE
SYSCL clocks
BP11
SUBCL clocks
BP10
Oscillator supervisory mode
Normal operation
For trimming purposes, the ATAM510 can be put into a clock monitor mode. By forcing the test
input (TE) high, the SYSCL clock will appear on BP11 (Port 1, bit 1) and SUBCL clock on Port
BP10 (Port 1, bit 0). On releasing the TE pin, the BP10 and BP11 will resume their normal function (see Figure 2-15).
3. Peripheral Modules
3.1
Addressing Peripherals
Accessing the peripheral modules takes place via the I/O bus (see Figure 3-1 on page 22). The
IN or OUT instructions allow direct addressing of up to 16 I/O modules. A dual register addressing scheme has been adopted which addresses the “primary register” directly. To address the
“auxiliary register”, the access must be switched with an “auxiliary switching module”. Thus, a
single IN (or OUT) to the module address will read (or write) into the module primary register.
Accessing the auxiliary register is performed with the same instruction preceded by writing the
module address into the auxiliary switching module. Byte-wide registers are accessed by multiple IN (or OUT) instructions. Extended addressing is used for more complex peripheral modules,
with a larger number of registers. In this case, a bank of up to 16 subport registers are indirectly
addressed with the subport address being initially written into the auxiliary register. Please refer
to the “HARDC510.SCR” hardware interface file as a programming guideline.
21
4711B–4BMCU–01/05
Figure 3-1.
Example of I/O Addressing
Module ASW
Module M1
Module M2
Module M3
(Address Pointer)
Aux. Reg.
2
Aux. Reg.
Bank of
Primary Reg.
Subport Fh
Auxiliary Switch
Module
Subport Eh
Primary Reg.
Subport 0
6
Subport 1
Primary Reg.
Primary Reg.
3
4
7
1
5
I/O bus
to other modules
Indirect Subport Access
(Subport Register Write)
1
Addr. (M1) Addr. (ASW) OUT
2
Addr. (SPort) Addr. (M1) OUT
3
SPort_Data Addr. (M1) OUT
(Subport Register Read)
Example of
qFORTH
Program
Code
1
Addr. (M1) Addr. (ASW) OUT
2
Addr. (SPort) Addr. (M1) OUT
3
Addr. (M1) IN
1
Addr. (M1) Addr. (ASW) OUT
2
Addr. (SPort) Addr. (M1) OUT
3
SPort_Data (lo) Addr. (M1) OUT
3
SPort_Data (hi) Addr. (M1) OUT
1
Addr. (M1) Addr. (ASW) OUT
2
Addr. (SPort) Addr. (M1) OUT
3
Addr. (M1) IN
3
Addr. (M1) IN
1
Addr. (M1) Addr. (ASW) OUT
(Auxiliary Register Read)
2
Addr. (M1) IN
Single Register Access
(Primary Register Write)
Pirm._Data Addr. (M2) OUT
7
Prim._Data Address (M3) OUT
(Auxiliary Register Write)
5
Addr. (M2) Addr. (ASW) OUT
6
Aux._Data Addr. (ASW) OUT
(Primary Register Read)
7
Address (M3) IN
(Primary Register Read)
4
(Subport Register Write Byte)
(Subport Register Read Byte)
22
4
Dual Register Access
(Primary Register Write)
Addr. (M2) IN
(Auxiliary Register Read)
5
Addr. (M2) Addr. (ASW) OUT
6
Addr. (M2) IN
(Auxiliary Register Write Byte)
5
Addr. (M2) Addr. (ASW) OUT
6
Aux._Data (lo) Addr. (M2) OUT
6
Aux._Data (hi) Addr. (M2) OUT
Addr. (ASW) = Auxiliary Switch Module Address
Addr. (Mx) = Module Mx Address
Addr. (SPort) = Subport Address
Prim._Data = data to be written into Primary Register
Aux._Data = data to be written into Auxiliary Register
Aux._Data (lo) = data to be written into Auxiliary Register (low nibble)
Aux._Data (hi) = data to be written into Auxiliary Register (high nibble)
SPort_Data (lo) = data to be written into Subport (low nibble)
SPort_Data (hi) = data to be written into Subport (high nibble)
ATAM510
4711B–4BMCU–01/05
ATAM510
Table 3-1.
Peripheral Addresses
Port Address
Module
Type
See
Page
Port 0 - data register/input data
M3
25
1111b
Port 1- data register/input data
M3
25
1111b
Port A - interrupt priority register
W
1111b
Port A - interrupt control register
R
—
Name
Write/Read
Reset Value
0
P0DAT
W/R
1111b
1
P1DAT
W/R
2
PAIPR
W
PAICR
CWD
Auxiliary
3
Register Function
Watchdog timer reset
PBIBR
W
1111b
Port B- interrupt priority register
PBICR
W
1111b
Port B- interrupt control register
P4DAT
W/R
1111b
Port 4 - data register/pin data
P4DDR
W
1111b
Port 4 - data direction register
P5DAT
W/R
1111b
Port 5 - data register/pin data
P5DDR
W
1111b
Port 5 - data direction register
P6DAT
W/R
0011b
Port 6 - data register/pin data
P6CR
W
1111 1111b
Port 6 - control register (byte)
P7DAT
W/R
1111b
Port 7- data register/pin data
P7DDR
W
1111b
Port 7- data direction register
8
ASW
W
1111b
Auxiliary switch register
9
TCM
W/R
1111b
Data to/from subport addressed by TCSUB
T0SR
R
0000b
TCSUB
W
1111b
T0MO
W
1111b
Timer 0 mode register
1
T0CR
W
1111b
2
T1M0
W
1111b
3
T1CR
W
1111b
4
TCMO
W
1111b
5
TCIOR
W
6
TCCR
W
7
TCIP
W
8
T1CP
W
T1CA
R
xxxx xxxxb
9
T0CP
W
xxxx xxxxb
T0CA
R
xxxx xxxxb
BZCR
W
1111b
PADAT
W/R
1111b
Port A - data register/pin data
PADDR
W
1111b
Port A - data direction register
PBDAT
W/R
1111b
Port B - data register/pin data
PBDDR
W
1111b
Port B - data direction register
PCDAT
W/R
1111b
Port C - data register/pin data
PCDDR
W
1111b
Port C - data direction register
–
–
–
SC
W
1111b
System configuration register
CM
W/R
1111b
Clock management register
ITFSR
W
1111b
Interval timer frequency select register
ITFSR
W
1111b
Interval timer interrupt priority register
Auxiliary
4
Auxiliary
5
Auxiliary
6
Auxiliary
7
Auxiliary
Auxiliary
M2
M3
M2
M2
M2
M2
M2
27
27
14
27
27
25
25
25
25
30
30
25
25
ASW
22
M1
22
Timer 0 interrupt status register
M1
42
Timer/counter subport address pointer
M1
35
M1
41
Timer 0 control register
M1
43
Timer 1 mode register
M1
50
Timer 1 control register
M1
51
Timer/counter mode register
M1
40
1111b
Timer/counter I/O control register
M1
38
1111b
Timer/counter control register
M1
38
1111b
Timer/counter interrupt priority
M1
38
xxxx xxxxb
Timer 1 compare register (byte)
M1
52
Timer 1 capture register (byte)
M1
52
Timer 0 compare register (byte)
M1
44
Timer 0 capture register (byte)
M1
44
Buzzer control register
M1
55
Subport address
0
A
B-F
A
Auxiliary
B
Auxiliary
C
Auxiliary
D
E
Auxiliary
F
Auxiliary
—
Reserved
M2
M2
M2
25
25
25
25
25
25
Reserved
M2
M2
19
19
34
33
23
4711B–4BMCU–01/05
3.2
Bi-directional Ports
Table 3-2.
Overview of Port Features
Port Address
0
1
4
5
6
7
A
B
C
Number of bits
4
4
4
4
2
4
4
4
4
Bit wise programmable
direction
no
no
yes
yes
yes
yes
yes
yes
yes
Output drivers mask
configurable(1)
no (2)
yes
yes
yes
yes
yes
yes
yes
yes
Dynamic pull-up/-down typ.
(Ohm)(3)
500k
500k
500k
500k
500k
500k
500k
500k
500k
Static pull-up/-down typ.
(Ohm)(4)
none
none
30k
30k
4k
30k
30k
30k
30k
yes
yes
yes
no
yes
no
yes
yes
no
Port
monitor/
coded
reset
Port
monitor
Schmitt trigger inputs
Additional functions
Notes:
Timer 0
External
interrupt
1. Either “open drain down”, “open drain up” or CMOS output configuration
2. This output must always be CMOS
3. The Dynamic pull-up/-down transistors are mask programmable and if programmed, are only activated when the associated
complementary driver transistor is off. i.e.. A dynamic pull up transistor is only active when the port is either in input mode
(both drivers off) or when a logical 1 is written to the port pad (low driver off) in output mode (Figure 3-3 on page 26)
4. The static pull-up/-down transistors are mask programmed and if programmed are always active independent of the port
direction or driven state (Figure 3-3 on page 26)
For further data see section “DC Operating Characteristics”.
All Ports (0, 1, 4, 5, 7, A, B and C with the exception of Port 6) are 4 bits wide. Port 6 has a data
width of only 2 bits (bit 0 and bit 1). The ports may be used for data input or output. All ports that
can either directly or indirectly generate an interrupt are equipped with Schmitt trigger inputs. A
variety of mask options are available such as open drain, open source and full complementary
outputs as well as different types of pull-up and pull-down transistors. All Port Data Registers
(PxDAT) are I/O mapped to the primary address register of the respective port address, and the
Port Data Direction Register (PxDDR) to the corresponding auxiliary register.
All bi-directional ports except Port 0 and Port 1, include a bit wise programmable Data Direction
Register (PxDDR) which allows the individual programming of each port bit as input or output. It
is also possible to read the pin condition when in output mode. This is a useful feature for selftesting and for collision detection on wired-OR bus systems.
There are five different types of bi-directional ports:
• Ports 0 and 1: 4-bit wide, bi-directional ports with automatic full bus width direction switching
• Port 4: 4-bit wide, bit wise programmable bi-directional port also provides the I/O interface to
Timer 0 and the Buzzer
• Ports 5, 7 and C: 4-bit wide, bit wise programmable high drive I/O ports
• Port 6: 2-bit wide, bit wise programmable bi-directional port with optional static (4 kΩ) pullup/-down and programmable interrupt logic
• Ports A and B: 4-bit wide, bit wise programmable bi-directional ports with optional port
monitor function
24
ATAM510
4711B–4BMCU–01/05
ATAM510
3.2.1
Port Data Register (PxDAT)
Primary register address: ’Port address’ hex
PxDAT
Bit 3
Bit 2
Bit 1
Bit 0
PxDAT3
PxDAT2
PxDAT1
PxDAT0
Reset value: 1111b
Bit 3 = MSB, Bit 0 = LSB, x = Port address
3.2.2
Port Data Direction Register (PxDDR)
Auxiliary register address: ’Port address’ hex
PxDDR
Bit 3
Bit 2
Bit 1
Bit 0
PxDDR3
PxDDR2
PxDDR1
PxDDR0
Table 3-3.
Port Data Direction Register (PxDDR)
Code: 3 2 1 0
3.2.3
Reset value: 1111b
Function
xxx1
BPx0 in input mode
xxx0
BPx0 in output mode
xx1x
BPx1 in input mode
xx0x
BPx1 in output mode
x1xx
BPx2 in input mode
x0xx
BPx2 in output mode
1xxx
BPx3 in input mode
0xxx
BPx3 in output mode
Bi-directional Port 0 and Port 1
In this port type, the data direction register is not independently software programmable
because the direction of the complete port is switched automatically when an I/O instruction
occurs (see Figure 3-2 on page 26). The port can be switched to output mode with an OUT
instruction and to input with an IN instruction. The data written to a port will be stored in the output data latches and appears immediately at the port pin following the OUT instruction. After
RESET, all output latches are set to 1 and the ports are switched to input mode. An IN instruction reads the condition of the associated pins.
Note:
Care must be taken when switching these bi-directional ports from output to input. The capacitive
pin loading at this port, in conjunction with the high resistance pull-ups, may cause the CPU to
read the contents of the output data register rather than the external input state. This can be
avoided by using either of the following programming techniques:
Use two IN instructions and DROP the first data nibble. The first IN switches the port from output
to input and the DROP removes the first invalid nibble. The second IN reads the valid pin state.
Use an OUT instruction followed by an IN instruction. With the OUT instruction, the capacitive load
is charged or discharged depending on the optional pull-up /pull-down configuration. Write a 1 for
pins with pull-up resistors, and a 0 for pins with pull-down resistors.
25
4711B–4BMCU–01/05
Figure 3-2.
Bi-directional Port 0 and 1
VDD
I/O Bus
(1)
VDD
(Data out)
D
Pull-up
(1)
Q
BPxy
PxDATy
R
(1)
Reset
(Direction)
(1)
OUT
S
Q
(1)
IN
Flash options
Port 1 only
Pull-down
R NQ
Master reset
3.2.4
Bi-directional Port 5, Port 7 and Port C
All bi-directional ports except Port 0 and Port 1, include a bit wise programmable Data Direction
Register (PxDDR) which allows the individual programming of each port bit as input or output. It
also enables the reading of the pin condition in output mode.
The bi-directional Ports 5, 7 and C as well as Port A and Port B are equipped with the same
standard I/O logic. However, Port 5, Port 7 and Port C include standard CMOS input stages,
whereas Port A, Port B and all other digital signal pins have Schmitt trigger inputs. Port 5 and
Port 7 have high current output drive capability for up to 20 mA at 5 V. Whereby the instantaneous sum of the output currents should not exceed 100 mA.
Figure 3-3.
Bi-directional Ports 5, 7, A, B and C
Port A and Port B with Schmitt trigger
VDD
I/O Bus
Pull-up
(1)
(1)
Static
Pull-up
30 kΩ at 5 V
(Data out)
(1)
I/O Bus
Q
D
PxDATy
BPxy
S
(1)
Master reset
I/O Bus
VDD
(1)
D S Q
(1)
Static
Pull-down
PxDDRy
(1)
Flash options
Pull-down
(Direction)
26
ATAM510
4711B–4BMCU–01/05
ATAM510
3.2.5
Bi-directional Port A and Port B with Port Monitor Function
Figure 3-4.
Port Monitor Module of Port A and Port B
PRx1 PRx2
Connected to Ports A and B (x = A or B)
PxICR ENx3
ENx2
ENx1
ENx0
IMAx
ITRx
PRx1
BPx3
PRx2
PxIPR
0
0
1
1
0
1
0
1
INT7
INT5
INT3
INT1
Decoder
2:4
BPx2
BPx1
INT7
INT5
BPx0
INT3
INT1
In addition to the standard I/O functions described in section “Bi-directional Port 5, Port 7 and
Port C”, both Port A (BPA3 - BPA0) and Port B (BPB3 - BPB0) are equipped with Schmitt trigger
inputs and a port monitor module. This module is connected across all four port pins (see Figure
3-4) and is intended for monitoring those pins selected by control bits Enx3 - Enx0 and generating an interrupt when the first pin leaves a preselected logical default idle state. This state is
defined by control bit ITRx. Transitions on other pins will only cause an interrupt if the other pins
have first returned to the idle state. This, for example is useful for interrupt initiated port scanning
without the power consuming task of continuously polling for port activity.
Using the Port Interrupt Control Register (PxICR), pins can be individually selected. A nonselected pin cannot generate an interrupt. The Port Interrupt Priority Register (PxIPR) allows
masking of each interrupt, definition of the interrupt edge and programming of the interrupt priority levels. When programming or reprogramming either of the port monitor control registers, any
previously generated interrupt on that port which has not yet been acknowledged by the CPU or
an interrupt generated by the reprogramming itself is automatically cleared. Port A can also be
used for a mask programmable coded reset. For more information see section “Hardware
Reset”.
The Port Interrupt Priority Registers PAIPR and PBIPR are I/O mapped to the primary address
registers of the Port Monitor Module addresses '2'h and '3'h respectively. The Port Interrupt Control Registers PAICR and PBICR are mapped to the corresponding auxiliary registers.
3.2.5.1
Port Monitor Interrupt Priority Register (PxIPR)
x = 'A' (Port A) or 'B' (Port B)
(Port A) Primary register address: '2'hex
(Port B) Primary register address: '3'hex
PxIPR
IMx
ITRx
PRx2..1
Bit 3
Bit 2
Bit 1
Bit 0
IMx
ITRx
PRx2
PRx1
Reset value: 1111b
Interrupt Mask
Interrupt Transition
Interrupt Priority code
27
4711B–4BMCU–01/05
Table 3-4.
3.2.5.2
Port Monitor Interrupt Priority Register (PxIPR)
Code
3210
Function
xx00
Port monitor interrupt priority 7
xx01
Port monitor interrupt priority 5
xx10
Port monitor interrupt priority 3
xx11
Port monitor interrupt priority 1
x0xx
Port monitor interrupt on falling edge
x1xx
Port monitor interrupt on rising edge
0xxx
Port monitor interrupt enabled
1xxx
Port monitor interrupt disabled
Port Monitor Interrupt Control Register (PxICR)
x = 'A' (Port A) or 'B' (Port B)
(Port A) Primary register address: '2'hex
(Port B) Primary register address: '3'hex
PxICR
Bit 3
Bit 2
Bit 1
Bit 0
ENx3
ENx2
ENx1
ENx0
Reset value: 1111b
ENx3... 0 port monitor input ENable code
Table 3-5.
28
Port Monitor Interrupt Control Register (PxICR)
Code
3210
Function
xxx0
Bit 0 can generate an interrupt
xxx1
Bit 0 cannot generate an interrupt
xx0x
Bit 1 can generate an interrupt
xx1x
Bit 1 cannot generate an interrupt
x0xx
Bit 2 can generate an interrupt
x1xx
Bit 2 cannot generate an interrupt
0xxx
Bit 3 can generate an interrupt
1xxx
Bit 3 cannot generate an interrupt
ATAM510
4711B–4BMCU–01/05
ATAM510
3.2.6
Bi-directional Port 6
Figure 3-5.
Bi-directional Port 6
VDD
VDD
I/O Bus
Pull-up
(1)
(1)
Strong
Static
Pull-up
4k at 5 V
VDD
(Data out)
(1)
I/O Bus
D
Q
P6DATy
BP6y
(1)
S
y = 0 or 1
VDD
Master reset
(1)
IN enable
(1)
Flash options
(1)
Strong
Static
Pull-down
4k at 5 V
Pull-down
This 2-bit bi-directional port can be used as a bit wise programmable I/O. The data is LSB
aligned so that the two MSB's will not appear on the port pins when written. The port pins can
also be used as external interrupt inputs (see Figure 3-5 and Figure 3-6 on page 31). Both interrupts can be masked or independently configured to trigger on either edge. The interrupt priority
levels are also configurable. The interrupt configuration and port direction is controlled by the
Port 6 Control Register (P6CR). An additional low resistance pull-up transistor (flash option) provides an internal bus pull-up for serial bus applications.
In output mode (PxDDR bit = 0), the respective Port Data Register (PxDAT) bit appears on the
port pin, driven by an output port driver stage which can be mask programmed as open drain, or
full complementary CMOS. With an IN instruction the actual pin state can be read back into the
controller at any time without changing the port directional mode. If the output port is flash configured as an open drain driver, the controller is able to receive the external data on this pin
without switching into input mode as long as the output transistor is switched off.
In input mode (PxDDR bit = 1), the output driver stage is deactivated, so that an IN instruction
will directly read the pin state which can be driven from an external source. In this case, the state
of the Port Data Register (PxDAT), although not appearing at the pin itself, remains unchanged.
High resistance mask selectable pull-up or pull-down transistors are automatically switched onto
the port pin in input mode. The Port Data Register is written to the respective port address with
an OUT instruction.
The Port 6 Data Register (P6DAT) is I/O mapped to the primary address register of address
'6'hex and the Port 6 Control Register (P6CR) to the corresponding auxiliary register. The P6CR
is a byte wide register and is written by writing the low nibble first and then the high nibble (see
section “Addressing peripherals”).
29
4711B–4BMCU–01/05
3.2.6.1
Port 6 Data Register (P6DAT)
Primary register address: '6’hex
P6DAT
Bit 3
Bit 2
Bit 1
Bit 0
Not used
Not used
P6DAT1
P6DAT0
Reset value: xx11b
The unused bits 2 and 3 are 0, if read.
3.2.6.2
Port 6 Control Register (P6CR)
Auxiliary register address: '6'hex
P6CR
First write
cycle
Bit 3
Bit 2
Bit 1
Bit 0
P61IM2
P61IM1
P60IM2
P60IM1
Bit 7
Bit 6
Bit 5
Bit 4
P61PR1
P60PR2
P60PR1
Second write
P61PR2
cycle
Reset value: 1111b
Reset value: 1111b
P6xIM2, P6xIM1 - Port 6x interrupt mode/direction code
P6xPR2, P6xPR1 - BP6x interrupt priority code
Table 3-6.
Port 6 Control Register (P6CR)
Auxiliary Address: ’6’hex
First Write Cycle
Code
3210
30
Function
Second Write Cycle
Code
3210
Function
xx11
BP60 in input mode interrupt disabled
xx11
BP60 set to priority 1
xx01
BP60 in input mode rising edge interrupt
xx10
BP60 set to priority 3
xx10
BP60 in input mode falling edge interrupt
xx01
BP60 set to priority 5
xx00
BP60 in output mode interrupt disabled
xx00
BP60 set to priority 7
11xx
BP61 in input mode interrupt disabled
11xx
BP61 set to priority 0
01xx
BP61 in input mode rising edge interrupt
10xx
BP61 set to priority 2
10xx
BP61 in input mode falling edge interrupt
01xx
BP61 set to priority 4
00xx
BP61 in output mode interrupt disabled
00xx
BP61 set to priority 6
ATAM510
4711B–4BMCU–01/05
ATAM510
Figure 3-6.
Port 6 External Interrupts
INT6
Edge
Mask
INT4
Data in
INT2
Dir.
INT0
BP61
Bidir. Port
IN_Enable
INT7
Edge
Mask
INT5
BP60
Data in
INT3
Bidir. Port
Dir.
INT1
IN_Enable
decode
decode
decode
decode
I/O bus
P6CR:
3.2.7
CR7
CR7
CR6
0
0
1
1
0
1
0
1
CR5
CR6
INT6
INT4
INT2
INT0
CR4
CR3
CR5
CR4
0
0
1
1
0
1
0
1
CR2
INT7
INT5
INT3
INT1
CR1 CR0
CR1
CR0
CR3
CR2
0
0
1
1
0
1
0
1
Dir.
INT
INT
edge
disabled
out
in
in
in
-
yes
no
no
yes
-
Bi-directional Port 4
The bi-directional Port 4 is both a bit wise configurable I/O port and provides the external pins for
both the Timer 0 and the internal buzzer generator. As an I/O port, it performs in exactly the
same way as bi-directional Port 5, 7, A, B and C (see Figure 3-3 on page 26). Two additional
multiplexers allow data and port direction control to be passed over to other internal modules
(Timer 0 or Buzzer). Each of the four Port 4 pins can be individually switched by the
Timer/Counter I/O Register (TCIO). Figure 3-7 shows the internal interfaces to Port 4.
Figure 3-7.
Bi-directional Port 4
VDD
I/O Bus
VDD
Pull-up
(1)
(1)
T0In
VDD
TCIOy
T0Out
Static
Pull-up
30 kΩ at 5 V
(1)
I/O Bus
Q
D
BP4y
P4DATy
S
(1)
(Data out)
VDD
Master reset
(Direction)
I/O Bus
D
S
(1)
(1)
Q
Static
Pull-down
P4DDRy
TDir
(1)
Pull-down
Flash options
31
4711B–4BMCU–01/05
3.2.8
TIM1 - Dedicated Timer 1 I/O Pin
Figure 3-8.
Bi-directional Pin TIM1
VDD
T1IN (Timer 1 input)
Pull-up
(1)
VDD
(1)
TIM1
T1OUT (Timer 1 output)
(1)
T1Dir (direction control)
(1)
(1) Flash
options
Pull-down
TIM1 is a dedicated bi-directional I/O stage for signal communication to and from Timer 1 in the
timer/counter module (see Figure 3-8). It has no I/O bus interface and is not directly accessible
from the CPU. Direction control is performed from the timer/counter configuration registers.
3.3
Interval Timers/Prescaler
The interval timers are based on a frequency divider for generating two independent time base
interrupts. It is driven by SUBCL generated by the clock module (see Figure 2-9 on page 16) and
consists of a 15-stage binary divider and two programmable multiplexers for selecting the appropriate interrupt frequencies for each interrupt source (see Figure 3-9 on page 33). Each
multiplexer is completely independent and is controlled by the common Interval Timer Frequency Select Register (ITFSR). Buffer registers store the respective frequency select codes
and ensure complete programming independence of each interrupt channel.
Interrupt masking and programming of the interrupt priority levels is performed with the aid of the
Interval Timer Interrupt Priority Register (ITIPR).
32
ATAM510
4711B–4BMCU–01/05
ATAM510
Figure 3-9.
Interval Timers/Prescaler
ITIPR
PRB
MIA
MIB
PRA
FS2
FS3
ITFSR
FS1
FS0
INT5
INT1
Fh
Eh
Dh
INTB Ch
8:1
Bh
Mux Ah
9h
8h
INT6
INT2
8092 Hz
R
SUBCL
CK
2
2
4096 Hz
2048 Hz
1024 Hz
256 Hz
64 Hz
16 Hz
8 Hz
3
4
2
32 Hz
128 Hz
1024 Hz 256 Hz
2
5
2
6
7
2
2
8
2
9
10
2
16 Hz
8 Hz
4 Hz
2 Hz
1 Hz
8 Hz
16 Hz
64 Hz
128 Hz
64 Hz
32 Hz
2
11
2 Hz
1 Hz
4 Hz
12
2
13
2
14
2
2
15
15-stage binary counter
(e.g. SUBCL = 32 kHz)
3.3.1.1
2
7h
6h
5h
INTA 4h
8:1
3h
Mux 2h
1h
0h
8192 Hz
2048 Hz
4096 Hz
3.3.1
Buffer
Buffer
Interval Timer Registers
The Interval Timer Frequency Select Register (ITFSR) is I/O mapped to the primary address
register of the prescaler/interval timer address ('F'hex) and the Interval Timer Interrupt Priority
Register (ITIPR) to the corresponding auxiliary register. The interrupt masks MIA and MIB
enable interrupt masking of INTA and INTB respectively. Each interrupt source can be programmed with PRA and PRB to one of two interrupt priority levels. Disabling both interrupts
resets the interval timer.
Interval Timer Interrupt Priority Register (ITIPR)
Auxiliary register address (write only): 'F'hex
ITIPR
Bit 3
Bit 2
Bit 1
Bit 0
PRB
PRA
MIB
MIA
Reset value: 1111b
PRB - Priority select Interval Timer Interrupt INTB
PRA - Priority select Interval Timer Interrupt INTA
MIB - Mask Interval Timer Interrupt INTB
MIA - Mask Interval Timer Interrupt INTA
33
4711B–4BMCU–01/05
Table 3-7.
3.3.1.2
Interval Timer Interrupt Priority Register (ITIPR)
Code
3210
Function
xx11
Reset prescaler and halt
xxx1
Interrupt A disabled
xxx0
Interrupt A enabled
xx1x
Interrupt B disabled
xx0x
Interrupt B enabled
x1xx
Interrupt A => priority 1
x0xx
Interrupt A => priority 5
1xxx
Interrupt B => priority 2
0xxx
Interrupt B => priority 6
Interval Timer Frequency Select Register
Primary register address (write only): 'F'hex
ITFSR
Bit 3
Bit 2
Bit 1
Bit 0
FS3
FS2
FS1
FS0
Reset value: 1111b
FS3 ... 0 - Frequency select code
Table 3-8.
Code
3210
Interval Timer Frequency Select Register (ITFSR)
Function
SUBCL = 32 kHz
2
15
Select 1 Hz
2
14
Select 2 Hz
0010
2
13
Select 4 Hz
0011
212
Select 8 Hz
0000
0001
0100
INTA
0101
2
11
Select 16 Hz
2
10
Select 32 Hz
9
0110
2
Select 64 Hz
0111
28
Select 128 Hz
1000
212
Select 8 Hz
1001
11
2
9
Select 16 Hz
1010
2
Select 64 Hz
1011
27
Select 256 Hz
25
Select 1024 Hz
4
Select 2048 Hz
1110
3
2
Select 4096 Hz
1111
22
Select 8192 Hz
1100
1101
34
SUBCL
divide by
INTB
2
ATAM510
4711B–4BMCU–01/05
ATAM510
The control bit FS3 determines whether the INTA or the INTB buffer register is loaded with the
select code (FS2-FS0). This allows independent programming of interval times for INTA and
INTB.
3.4
Watchdog Timer
Figure 3-10. Watchdog Timer
NRST
÷ 215
÷ 214
*
÷ 216
*
*
17-stage binary counter
SUBCL
CK
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
Read
WDRES
Master
Reset
*
VDD
Watchdog enable
*
Configurable option
The watchdog timer is a 17-stage binary divider clocked by SUBCL generated within the clock
module (see Figure 2-9 on page 16 and Figure 3-10 on page 35). It can only be enabled as a
configurable option whereby it must be periodically reset from the application program. The program cannot disable the watchdog. If the CPU finds itself for an extended length of time in
SLEEP mode or in a section of program that includes no watchdog reset, then the watchdog will
overflow, thus forcing the NRST pin low. This initiates a master reset. The timeout period can be
set to 0.5, 1 or 2 seconds (if SUBCL = 32 kHz) by using a configurable option.
To reset the watchdog, the program must perform an IN-instruction on the address CWD
('3'hex). No relevant data is usually received. The operation is therefore normally followed by a
DROP to flush the data from the stack.
3.5
Timer/Counter Module (TCM)
The TCM consists of two timer/counter blocks (Timer 0 and Timer 1) which can be used separately, or together as a single 16-bit counter/timer (see Figure 3-11 on page 36 and Figure 3-13
on page 40). Each timer can be supplied by various internal or external clock sources. These
can be selected and divided under program control using the Timer/Counter Control Register
(TCCR), the Timer 0 Control Register (T0CR) and the Timer 1 Control Register (T1CR). Capture
and compare registers (T0CA,T1CA,T0CP and T1CP) not only allow event counting, but also
the generation of various timed output waveforms including programmable frequencies, modulated melody tones, Pulse Width Modulated (PWM) and Pulse Density Modulated (PDM) output
signals. When in one of these signal generation modes, the capture register acts as timer
shadow register, the current timer state is frozen whenever read by the CPU. Timer 0 is further
equipped to perform a variety of time measurement operations. In this mode the capture register
is used together with the gating logic for performing asynchronous, externally triggered snapshot
measurements. These measurements include single input pulse width and period measurements and also dual input phase and positional measurements. The mode configuration is set in
the Timer 0 and Timer 1 Mode Registers (T0MO and T1MO).
35
4711B–4BMCU–01/05
Each timer represents a single maskable interrupt source (T0INT and T1INT), the priority of
which can be configured under program control. A Timer 0 interrupt can be caused by any of
three conditions (overflow, compare or end-of-measurement). The associated status register
(T0SR) differentiates between these. A status register is not necessary in Timer 1 as an interrupt
is caused only on a compare condition.
Figure 3-11. Timer/Counter Module
Timer 0
T0IN1
Capture
register
T0IN0
SYSCL
ck
Prescaler
rst
MUX
4:1
SUBCL
Gating
control
Status
register
T0CA
T0SR
up/down
MUX
8:1
Clock
control
up/down
counter
overflow
end-ofmeasurement
reset
Reload
control
Compare
T0OUT1
Output
control
T0CP
T0OUT0
T0CR
Compare
register
T0MO
Int
T0INT
Int. enable
T1OUT
TCCR
TCMO
T0OUT0
Int. enable
16-bit mode
Compare
register
T1MO
T1CR
T1CP
T1INT
Int
Output
control
T1OUT
carr
y
Reload
control
Compare
reset
MUX
8:1
SUBCL
MUX
4:1
SYSCL
MUX
2:1
rst
Prescaler
ck
Clock
control
up/down
counter
T1CA
Capture
register
T1IN
overflow
Timer 1
< = CPU Read/write registers
36
ATAM510
4711B–4BMCU–01/05
ATAM510
3.5.1
General Timer/Counter Control Registers
With the exception of the Timer 0 Interrupt Status Register (T0SR), all the timer/counter registers are indirectly addressed using extended addressing as described in the section “Addressing
Peripherals”. An overview of all register and subport addresses is shown in Table 3-1 on page
23. The Timer/Counter auxiliary register (TCSUB) holds the subport address of the particular
register about to be accessed.
Care has to be taken to ensure that this subport access sequence is not interrupted. Please
refer to the “HARDC510.SCR” hardware interface file as a programming guideline.
3.5.1.1
Timer/Counter Clock Control Register (TCCR)
Subport address (indirect write access): '6'hex of Port address '9'hex
TCCR
Bit 3
Bit 2
Bit 1
Bit 0
T1CL2
T1CL1
T0CL2
T0CL1
Reset value: 1111b
T0CL2, T0CL1 - Timer 0 Clock source select
T1CL2, T1CL1 - Timer 1 Clock source select
Table 3-9.
Code
3210
Timer/Counter Clock Control Register (TCCR)
Function
Direction (TDir)
BP40(1) TIM1
xx00
Timer 0 clock = SUBCL
out
x
xx01
Timer 0 clock = SYSCL
out
x
xx10
Timer 0 clock = Timer1 output (T1OUT connected internally)
out
x
xx11
(1)
Timer 0 clock = T0IN0 (BP40 )
in
x
00xx
Timer 1 clock = SUBCL
x
out
01xx
Timer 1 clock = SYSCL
x
out
10xx
Timer 1 clock = Timer 0 output (T0OUT0 connected internally)
x
out
11xx
Timer 1 clock = TIM1
x
in
Note:
1. If TCIO0 = low (connects Timer 0 to Port 4)
The Timer/Counter Clock Control Register (TCCR) controls the clock source to both Timer 0 and
Timer 1 prescalers. If an external clock source (on BP40 or TIM1) is selected, then the corresponding port direction is automatically switched to input mode (see Figure 3-11 on page 36).
Note:
The TCIO0 bit must be set low for the BP40 external timer/counter access.
37
4711B–4BMCU–01/05
3.5.1.2
Timer/Counter Interrupt Priority Register (TCIP)
The Timer/Counter Interrupt Priority register (TCIP) is used to configure Timer 0 and Timer 1
interrupt priority levels.
Subport address (indirect write access): '7'hex of Port address '9'hex
TCIP
Bit 3
Bit 2
Bit 1
Bit 0
T1IP2
T1IP1
T0IP2
T0IP1
Reset value: 1111b
T0IP2, T0IP1 - Timer 0 Interrupt Priority code
T1IP2, T1IP1 - Timer 1 Interrupt Priority code
Table 3-10.
3.5.1.3
Timer/Counter Interrupt Priority Register (TCIP)
Code
3210
Function
xx11
Timer 0 interrupt priority 1
xx10
Timer 0 interrupt priority 3
xx01
Timer 0 interrupt priority 5
xx00
Timer 0 interrupt priority 7
11xx
Timer 1 interrupt priority 0
10xx
Timer 1 interrupt priority 2
01xx
Timer 1 interrupt priority 4
00xx
Timer 1 interrupt priority 6
Timer/Counter I/O Control Register (TCIOR)
Subport address (indirect write access): '5'hex of Port address '9'hex
TCIOR
Bit 3
Bit 2
Bit 1
Bit 0
TCIO3
TCIO2
TCIO1
TCIO0
Reset value: 1111b
TCIO3...0 - Timer/Counter I/0 mode select
38
ATAM510
4711B–4BMCU–01/05
ATAM510
Table 3-11.
Timer/Counter I/O Control Register (TCIOR)
Code
3210
Function
xxx1
BP40 - standard port mode
xxx0
BP40 - Timer 0 clock input (T0IN0) or Timer 0 output (T0OUT0)
xx1x
BP41 - standard port mode
xx0x
BP41 - Timer 0 gate input (T0IN1) or Timer 0 output (T0OUT1)
x1xx
BP42 - standard port mode
x0xx
BP42 - Buzzer output (BUZ)
1xxx
BP43 - standard port mode
0xxx
BP43 - Buzzer output (NBUZ)
By using the Timer/Counter I/O Control Register (TCIOR) the program can configure the respective Port 4 pins as either standard data I/O ports or as external signal ports for the Timer 0 and
Buzzer. The Timer 1 uses a dedicated I/O pin TIM1, whose direction is controlled solely by the
TCCR (see Figure 3-12). It should be noted that if a TCIOR bit is set low, then the corresponding
port data direction register (P4DDR) bit no longer influences the port direction. In the case of
BP40 and BP41, the port direction is then controlled entirely by the timer/counter configuration
registers (TCCR,T0MO), while pins BP42 and BP43 become uni-directional buzzer outputs.
Figure 3-12. Timer/Counter and Buzzer External Interface
TIMER 0
T0IN0
P4DAT0
BP40
T0OUT0
TCIO0
P4DDR0
TCCR
to CPU
Select Ext. Clock
T0IN1
P4DAT1
BP41
T0OUT1
TCIO1
T0MO
PWM,PDM
P4DDR1
to CPU
Melody,Counter
P4DAT2
BUZZER
BP42
BUZ
TCIO2
P4DDR2
to CPU
'0'
P4DAT3
BP43
NBUZ
TCIO3
P4DDR3
TIMER 1
T1IN
T1OUT
to CPU
'0'
TIM1
TCCR
Select Ext. Clock
39
4711B–4BMCU–01/05
3.5.1.4
Timer/Counter Mode Register (TCMO)
Subport address (indirect write access): '4'hex of Port address '9'hex
TCMO
Bit 2
Bit 1
Bit 0
T0NINV
TC8
T1RST
T0RST
Reset value: 1111b
T0NINV
Timer 0 output (BP41) appears non-inverted at BP40
TC8
Timer/Counter in 8-/16-bit mode
T1STP
Timer 1 Stop/Run
T0STP
Timer 0 Stop/Run
Table 3-12.
3.5.2
Bit 3
Timer/Counter Mode Register (TCMO)
Code
3210
Function
xxx0
Timer 0 running
xxx1
Timer 0 halted
xx0x
Timer 1 running
xx1x
Timer 1 halted
x0xx
Timer/counter in 16-bit mode
x1xx
Timer/counter in 8-bit mode
0xxx
Inverted output BP41 appears on BP40 (BP40 = NOT BP41)
1xxx
Non-inverted output BP41 appears on BP40 (BP40 = BP41)
Timer/Counter in 16-bit Mode
Figure 3-13. 16-bit Mode
Timer 0
Compare
Register
Comparator
Compare
Register
Timer 1
Carry
Comparator
Compare
Interrupt
Counter
to TIM1
8bit/16bit
Prescaler
Counter
Prescaler
MUX
Overflow/compare
40
ATAM510
4711B–4BMCU–01/05
ATAM510
In 16-bit mode, Timer 0 and Timer 1 are cascaded thus forming a 16-bit counter (see Figure 313) whereby, irrespective of the state of Timer 0 interrupt mask bit (T0IM), the Timer 1 counts
both Timer 0 overflow and compares interrupt events. These are generated according to the
state of the Timer 0 Mode Register as described in the T0MO table. The comparators are also
cascaded so that when both Timer 0 and Timer 1 match their respective compare registers,
Timer 1 generates both an output signal and a compare interrupt (if unmasked).
In measurement modes, only Timer 0 capture register is loaded with Timer 0's contents on an
end-of-measurement event. Timer 1 capture register operates solely as a shadow register.
There is no 16-bit capture operation, so the user program must check if Timer 1 has incremented between reading the lower and higher byte. Likewise, there is no automatic suppression
of spurious interrupts which could conceivably be generated between writing to Timer 0 and
Timer 1 compare registers.
3.5.3
Timer 0 Modes
The Timer 0 mode configuration is defined in the Timer 0 Mode Register (T0MO). The available
modes and the effect on the Timer 0 interrupt and interrupt flags is shown below. In all modes
except the position measurement mode, Timer 0 acts as an up-counter, the related clock frequency being defined by the selected clock source and the prescaler division factor. The counter
can be reset and halted at any time by the T0RST bit of the TCMO register which also resets all
the interrupt status flags and capture registers. Whenever Port 4 BP40 and BP41 pins are
required for Timer 0 I/O, then the appropriate TCIOR enable bit must be set low. In this case, the
port direction switching is handled automatically by the hardware. In modes where the BP40 is
not used as a timer clock input or as a melody envelope output, the BP40 outputs the same signal as that appearing on BP41. With the help of the T0NINV bit of the Timer/Counter Mode
Register (TCMO), the BP41 output can be inverted so that BP40 and BP41 form a differential
output stage which can be used for directly driving piezo buzzers or small stepper motors.
3.5.3.1
Timer 0 Mode Register (T0MO)
Subport address (indirect write access): '0'hex of Port address '9'hex
T0MO
Bit 3
Bit 2
Bit 1
Bit 0
T0MO3
T0MO2
T0MO1
T0MO0
Reset value: 1111b
T0MO3 ... 0 - Timer 0 Mode Code
41
4711B–4BMCU–01/05
Table 3-13.
Code
3210
Timer 0 Mode Register (T0MO)
Function
Interrupt Set/
T0SR Affected
Assuming TCIOR1 = TCIOR0 = Low
BP40 (3)
BP41
cmp
ofl
eom
0000
Reserved
-
-
-
0001
Reserved
-
-
-
0010
Modulated melody mode
Envelope (out)
Tone (out)
y/y
y/y
n/n
0011
Melody mode
Tone (out)
Tone (out)
y/y
y/y
n/n
0100
Counter-auto reload (50% duty cycle)
Toggle (out)/Clock (in)
Toggle (out)
y/y
y/y
n/n
0101
Counter-free running (50% duty cycle)
Toggle (out)/Clock (in)
Toggle (out)
n/y
y/y
n/n
0110
Pulse density modulation
PDM (out)/Clock (in)
PDM (out)
n/y
y/y
n/n
0111
Pulse width modulation
PWM (out)/Clock (in)
PWM (out)
n/y
y/y
n/n
1000
Phase measurement
Signal 1 (in)
Signal 2 (in)
n/n
y/y
y/y
1001
Position measurement
Signal 1 (in)
Signal 2 (in)
(1)
(2)
n/n
1010
Low pulse width measurement
Clock (in)
Signal (in)
n/y
y/y
y/y
1011
High pulse width measurement
Clock (in)
Signal (in)
n/y
y/y
y/y
1100
Counter-auto reload (strobe)
Strobe (out)/Clock (in)
Strobe (out)
y/y
y/y
n/y
1101
Counter-free running (strobe)
Strobe (out)/Clock (in)
Strobe (out)
n/y
y/y
n/y
1110
Period measurement (rising edge)
Clock (in)
Signal (in)
n/y
y/y
y/y
Period measurement (falling edge)
Clock (in)
Signal (in)
The compare interrupt/status flag can only be set when counting up
The overflow interrupt/status flag is set on both an overflow or an underflow
The BP40 signals can be inverted if T0NINV=0 (TCMO register)
n/y
y/y
y/y
1111
Notes: 1.
2.
3.
3.5.3.2
Timer 0 Interrupt Status Register (T0SR)
Auxiliary register address (read access): '9'hex
T0SR
Bit 3
Bit 2
Bit 1
Bit 0
not used
T0EOM
T0OFL
T0CMP
Reset value: x000b
Note:
The status register is reset automatically when read and also when Timer 0 is reset.
T0EOM
Timer 0 End Of Measurement status flag
42
T0OFL
Timer 0 OverFLow status flag
T0CMP
Timer 0 CoMPare status flag
ATAM510
4711B–4BMCU–01/05
ATAM510
Table 3-14.
Timer 0 Interrupt Status Register (T0SR)
Code
3210
Function
xxx1
Timer 0 compare has occurred (Timer 0 = T0CP)
xx1x
Timer 0 overflow or underflow has occurred
x1xx
Timer 0 measurement completed
The interrupt flags will be set whenever the associated condition occurs irrespective of whether
the corresponding interrupt is triggered. Therefore, the status flags are still set if the interrupt
condition occurs when the interrupt is masked. To see exactly when the flags are set, see T0MO
control code, Table 3-13 on page 42.
Reading from the timer/counter auxiliary register will access the Timer 0 Interrupt Status Register (T0SR).
3.5.3.3
Timer 0 Control Register (T0CR)
The T0CR is responsible for the predivision of the selected Timer 0 input clock (see TCCR). It
can be divided or used directly as a clock for the up/down counter. Bit 0 is the mask bit for Timer
0 interrupt.
Subport address (indirect write access): '1'hex of Port address '9'hex
T0CR
Bit 3
Bit 2
Bit 1
Bit 0
T0FS3
T0FS2
T0FS1
T0IM
T0FS3 ... 1
– Timer 0 prescaler division factor code
T0IM
– Timer 0 Interrupt Mask
Table 3-15.
Reset value: 1111b
Timer 0 Control Register (T0CR)
Code
3210
Function
xxx1
Timer 0 interrupt disabled
xxx0
Timer 0 interrupt enabled
000x
Timer 0 prescaler divide by 256
001x
Timer 0 prescaler divide by 128
010x
Timer 0 prescaler divide by 64
011x
Timer 0 prescaler divide by 32
100x
Timer 0 prescaler divide by 16
101x
Timer 0 prescaler divide by 8
110x
Timer 0 prescaler divide by 4
111x
Timer 0 prescaler bypassed
43
4711B–4BMCU–01/05
3.5.3.4
Timer 0 Compare Register (T0CP) - Byte Write
Subport address (indirect read access): '9'hex of Port address '9'hex
T0CP
First write
cycle
Bit 3
Bit 2
Bit 1
Bit 0
T0CP3
T0CP2
T0CP1
T0CP0
Bit 7
Bit 6
Bit 5
Bit 4
T0CP6
T0CP5
T0CP4
Second write
T0CP7
cycle
Reset value: xxxxb
Reset value: xxxxb
T0CP3 ... T0CP0 - Timer 0 Compare Register Data (low nibble) - first write cycle
T0CP7 ... T0CP4 - Timer 0 Compare Register Data (high nibble) - second write cycle
The compare register T0CP is 8-bit wide and must be accessed as byte wide subport (see section “Addressing Peripherals”). First, the low nibble data is written and is then followed by the
high nibble. Any timer interrupts are automatically suppressed until the complete compare value
has been transferred.
3.5.3.5
Timer 0 Capture Register (T0CA) - Byte Read
Subport address (indirect read access): '9'hex of Port address '9'hex
T0CA
First write
cycle
Bit 7
Bit 6
Bit 5
Bit 4
T0CA7
T0CA6
T0CA5
T0CA4
Bit 3
Bit 2
Bit 1
Bit 0
T0CA2
T0CA1
T0CA0
Second write
T0CA3
cycle
Reset value: xxxxb
Reset value: xxxxb
T0CA7. .. T0CA4 - Timer 0 Capture Register Data (high nibble) - first read cycle
T0CA3 ... T0CA0 - Timer 0 Capture Register Data (low nibble) - second read cycle
Note:
If the timer is read (in PDM mode only) the bit order will appear reversed, so that T0CA0 = MSB,
T0CA1 = MSB - 1 .... T0CA6 = LSB + 1, T0CA7 = LSB.
The 8-bit capture register T0CA is read as byte wide subport. Note, however, unlike writing to
the compare register, the high nibble is read first followed by the low nibble. The 8-bit timer state
is captured on reading the first nibble and held until the complete byte has been read. During
this transfer, the timer is free to continue counting.
3.5.3.6
44
Timer 0 Free Running Counter Modes (Strobe and 50% Duty Cycle)
In the free running counter mode, Timer 0 can be used as an event counter for summing external event pulses on BP40, or as a timer with an internal time-based clock. When enabled, the
counter will count up generating an output signal on BP41 whenever the counter contents match
the compare register (see Figure 3-14 on page 45). This signal can appear either as a strobe
pulse or as a simple toggling of the output state (50% duty cycle) depending on the timer mode.
Interrupts (if not masked) are generated every 256 clocks on the overflow condition. The current
counter state can be read at any time by reading the capture register,. The compare register has
no effect on the counter cycle time and will not influence interrupts.
ATAM510
4711B–4BMCU–01/05
ATAM510
Figure 3-14. Timer 0 Free Running Counter Mode
Timer
State
0
255
1
2
3
4
5 6
255
0
1
2
3
4
5 6
255
0
1
2
3
4
5 6
Overflow
Interrupt
strobe
T0OUT1
(BP41)
50% duty
cycle
Timer
Clock
Timer resets
on overflow
3.5.3.7
Timer = compare register (= 4)
Timer 0 Counter Reload Modes (Strobe and 50% Duty Cycle)
As in the free running mode, the counter can also be clocked from either an external signal on
BP40 or from an internal clock source. In this mode, the counter repetition period is completely
defined by the contents of the compare register (T0CP) (see Figure 3-15). The counter counts
up with the selected clock frequency. When it reaches the value held in the compare register,
the counter then returns to the zero state. At the same time, depending on the selected timer
mode, the BP41 either toggles or generates a strobe pulse. If the Timer 0 interrupt is unmasked,
a compare interrupt is also generated.
The resultant output frequency fOUT = fIN/2 × (n+1) where
n = compare value (n = 1 - 255).
Figure 3-15. Timer 0 Counter Reload Mode
Timer
State
0
1
2
3
4
2
4
2
4
0
0
0
3
5 6 7
1
5 6 7
3
5 6 7
1
Compare
Interrupt
strobe
T0OUT1
(BP41)
50% duty
cycle
Timer
Clock
Timer = compare register (= 7)
Resets timer
45
4711B–4BMCU–01/05
3.5.3.8
Melody Mode (with/without Modulation)
The non-modulated melody mode is identical to the auto-reload counter (50% duty cycle) mode.
The melody tone frequency appearing on BP41 and/or BP40 is determined in exactly the same
way as the value written into the comparator register. In the modulated melody mode, the
ATAM510 generates two output signals, a melody tone and an envelope pulse (see Figure 316). The tone frequency output on BP41 is generated in exactly the same way as in the simple
melody mode. While the envelope pulse on BP40 is a single pulse of a clock period in duration
which appears shortly after loading the compare value into the compare register. In this mode,
an analog switch is activated between the BP40 and BP41 outputs (see Figure 3-17). With the
external capacitor connected, the resultant signal on BP41 exhibits a melody chime effect with
an exponential decay.
Figure 3-16. Modulated Melody Mode
Timer
State
2
0 1
3 4 5 6 7 01 2 34 5 67 0 1 2 34 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
Compare
Interrupt
T0OUT1
(BP41)
T0OUT0
(BP40)
Timer
Clock
Timer = compare register
resets timer
New value (= 7) loaded
into compare register
Figure 3-17. Modulated Melody Output Circuit
VDD
VDD
T0OUT0
(melody output)
BP40
R
(optional)
Modulated
melody mode
Analog switch
T0OUT1
(envelope)
10...47 µF
BP41
Piezo
buzzer
VSS
VSS
T0OUT1
T0OUT0
BP41
BP40
46
ATAM510
4711B–4BMCU–01/05
ATAM510
3.5.3.9
Timer 0 Pulse Width Modulation Mode
A pulse width modulated (PWM) signal exhibits a fixed repetition frequency and a variable mark
space ratio. It is often used as a simple method for D/A conversion, where the high period is proportional to the digital value to be converted. Therefore by connecting a simple low-pass RC
network to the PWM signal, the analog value can be retrieved.
Timer 0 generates the PWM signal by comparing the state of the free running up counter with
the contents of the compare register (see Figure 3-18). If the result is less than the compare register value, then the BP41 output is high. If the result is greater or equal to the compare register
value, then the BP41 output is set low. Thus, the high phase of the PWM signal is directly proportional to the compare register contents. A total of 256 possible discrete mark space ratios can
be generated ranging from a continuous low signal over a variable pulse width signal to a continuous high signal. The PWM signal has a repetition period of 256 clocks, an interrupt (if
unmasked) being generated on every overflow event. Care should be taken if the SYSCL clock
is used as the PWM clock source because it may stop if the CPU goes into SLEEP mode (see
section “Power-Down Modes”).
Figure 3-18. Timer 0 Pulse Width Modulation
Timer
State
255
0
1
2
3
4
255
0 1
3 4
255
0
1
3
4
Overflow
Interrupt
t_hi
t_low
T0OUT1
(BP41)
Timer
Clock
Timer = compare register (= 4)
t_hi = (comparator value) × clock period
t_low = (255-comparator value) × clock period
3.5.3.10
Pulse Density Modulation Mode
Pulse density modulation (PDM) is also used for simple D/A conversion. Unlike the PWM signal
where the high and low signal phases are always continuous during a single repetition cycle, the
PDM distributes these evenly as a series of pulses (see Figure 3-19 on page 48). This has the
advantage that, if used together with an RC smoothing filter for D/A conversion, either the ripple
is less than the PWM, or, for a corresponding ripple error, the filter components can be smaller
or the clock frequency lower. To generate the PDM output on BP41, the pulse density is controlled by the contents of the compare register in the same way as the PWM generation. Each of
the pulses has a width equal to the counter clock period.
47
4711B–4BMCU–01/05
Figure 3-19. An Example 4-bit PWM/PDM Comparison
Repetition period
PWM = 0.25
PWM = 0.75
PDM = 0.25
PDM = 0.75
3.5.3.11
Period Measurement Modes (Rising and Falling Edge)
During the period measurement mode, the counter counts the number of either internal or external clocks in one period of the BP41 input signal (see Figure 3-20). Depending on the mode
chosen, this will be from rising edge to the next rising edge or conversely, falling edge to the following falling edge. On the trigger edge, the counter state is loaded into the capture register and
subsequently reset. The measured value remains in the capture register until overwritten by the
following measured value. Interrupts can be generated by either an overflow condition or an
end-of-measurement (EOM) event. An EOM event signals to the CPU that a new measured
value is present in the capture register and can be read, if required.
Figure 3-20. Period Measurement
Captures and resets timer
EOM
Interrupt
t_period
t_period
T0IN1
(BP41)
Falling edge triggered
3.5.3.12
48
Rising edge triggered
Pulse Width Measurement Modes (High and Low)
In this mode, the selected clock source is gated to the counter for the duration of each input
pulse received on BP41 (see Figure 3-21 on page 49). Whether the measurement takes place
during the high or low phase depends on the selected mode. At the end of each pulse, the
counter state is loaded into the capture register and subsequently reset. Interrupts can be generated by either an overflow condition or an end-of-measurement (EOM) event. An EOM event
signals the CPU that a new measured value is present in the capture register and can be read if
required.
ATAM510
4711B–4BMCU–01/05
ATAM510
Figure 3-21. Pulse Width Measurement
Captures and resets timer
"eom"
Interrupt
t_low
t_high
T0IN1
(BP41)
3.5.3.13
Phase Measurement Mode
This mode allows the Timer 0 to measure the phase misalignment between two 1:1 mark space
ratio input signals connected to the BP40 and BP41 pins (see Figure 3-22). The counter clock is
gated with the phase misalignment period (tp), during which time the counter increments with
the selected clock frequency. This misalignment period is defined as the period during which
BP40 is high and BP41 is low. Capturing and resetting of the counter always takes place on the
rising edge of BP41. The measured value remains in the capture register until overwritten by the
next measurement. Interrupts can be generated by either an overflow condition or an end-ofmeasurement (EOM) event. An EOM event signals to the CPU that a new measured value is
present in the capture register and can be read, if required.
Figure 3-22. Phase Measurement
Captures and resets timer
EOM
Interrupt
tp
tp
tp
T0IN0
(BP40)
T0IN1
(BP41)
3.5.3.14
Position Measurement Mode
This mode is intended for the evaluation of positional sensors with bi-phase output signals. Figure 3-23 on page 50 illustrates a typical positional sensor system which delivers both
incremental positional stepping signals and also directional information. The direction can be
deduced from the relative phase of the two signals. Therefore if BP40 is high on the rising edge
of BP41, the moving mask travels to the left and if it is low then it travels to the right. The direction (left/right) information is used to set the direction of the up/down counter which enables the
BP40 pulses to be counted. Assuming that the system has been reset on a reference position,
the counter will always hold the absolute current position of the moving mask. This can be read
by the CPU if necessary. This mode is the only one in which the counter is allowed to decrement. Therefore, in this case it is possible for both an underflow or an overflow to occur. The
overflow interrupt (if unmasked) will trigger on either of these conditions while the compare interrupt on the other hand will only trigger if the counter is counting upwards. To differentiate
between an overflow or underflow, the compare value can be set to '0' hex, for example. An
49
4711B–4BMCU–01/05
overflow would then set both the overflow and compare status flags while an underflow sets the
overflow status flag only.
Figure 3-23. Position Measurement Mode
T0IN0
T0IN1
Moving mask
Static mask
Typical sensor
light
light
right movement
left movement
Timer
N
N+1
N+2
N+3
N
N-1
N-2
N-3
T0IN0
(BP40)
T0IN1
(BP41)
3.5.4
Timer 1 Modes
Timer 1 is meant to perform event counting and timing functions (see Figure 3-11 on page 36). It
has, unlike Timer 0, no gated clock or externally triggered capture modes. The counter counts
up with an internal or external clock, depending on the state of the Timer 1 Control Register
(T1CR) and the Timer/Counter Clock Control Register (TCCR) and generates a compare interrupt whenever the counter matches Timer 1 compare register. This is the only Timer 1 interrupt
source. Masking can be performed using the mask bit in the Timer 1 Control Register (T1CR)
and priority can be defined in the Timer/Counter Interrupt Priority Register (TCIP). The TIM1 pin
is used by the Timer 1 either as clock/event input or timer output. I/O control of the Timer 1 pin
TIM1 is controlled entirely by the hardware, therefore if the TIM1 is selected as an external clock
or event source (in the TCCR), there can be no Timer 1 signal output. In this case, the timer
would be used solely to generate interrupts.
In autostop operation, the Timer 1 will halt both itself and Timer 0 whenever the Timer 1 compare value is reached. This feature can be used for example to generate an exact burst of
pulses. Both timers will remain stopped until restarted. Restarting is performed in the normal
way by setting the appropriate control bits in the Timer/Counter Mode Register (TCM0).
3.5.4.1
Timer 1 Mode Register (T1MO)
Subport address (indirect write access): '2'hex of Port address '9'hex
T1MO
Bit 3
Bit 2
Bit 1
Bit 0
T1MO3
T1MO2
T1MO1
T1MO0
Reset value: 1111b
T1MO3 ... 0 - Timer 1 Mode Code
50
ATAM510
4711B–4BMCU–01/05
ATAM510
Table 3-16.
3.5.4.2
Timer 1 Mode Register (T1MO)
Code
3210
Function
xx00
Counter free running (50% duty cycle)
yes
xx01
Counter auto reload (50% duty cycle)
yes
xx10
Pulse width modulation
yes
xx11
Counter auto-reload (strobe output)
yes
x0xx
Increment on falling edge of clock
Compare Interrupt
–
x1xx
Increment on rising edge of clock
1xxx
Normal operation (no autostop)
yes
–
0xxx
Autostop operation (Timer 1 stops Timer 2)
yes
Timer 1 Control Register (T1CR)
The T1CR is responsible for the predivision of the selected Timer 1 input clock (see TCCR). It
can be divided or used directly as clock for the up counter. Bit 0 is the mask bit for the Timer 1
interrupt.
Subport address (indirect write access): '3'hex of Port address '9'hex
T1CR
Bit 3
Bit 2
Bit 1
Bit 0
T1FS3
T1FS2
T1FS1
T1IM
T1FS3 ... 1
Timer 1 Prescaler Division Factor Code
T1IM
Timer 1 Interrupt Mask
Table 3-17.
Reset value: 1111b
Timer 1 Control Register (T1CR)
Code
3210
Function
xxx1
Timer 1 interrupt disabled
xxx0
Timer 1 interrupt enabled
000x
Timer 1 prescaler divide by 256
001x
Timer 1 prescaler divide by 128
010x
Timer 1 prescaler divide by 64
011x
Timer 1 prescaler divide by 32
100x
Timer 1 prescaler divide by 16
101x
Timer 1 prescaler divide by 8
110x
Timer 1 prescaler divide by 4
111x
Timer 1 prescaler bypassed
51
4711B–4BMCU–01/05
3.5.4.3
Timer 1 Compare Register (T1CP) - Byte Write
Subport address (indirect read access): '8'hex of Port address '9'hex
T1CP
First write
cycle
Bit 3
Bit 2
Bit 1
Bit 0
T1CP3
T1CP2
T1CP1
T1CP0
Bit 7
Bit 6
Bit 5
Bit 4
T1CP6
T1CP5
T1CP4
Second write
T1CP7
cycle
Reset value: xxxxb
Reset value: xxxxb
T1CP3 ... T1CP0 - Timer 1 Compare Register Data (low nibble) - first write cycle
T1CP7 ... T1CP4 - Timer 1 Compare Register Data (high nibble) - second write cycle
The compare register T1CP is 8 bits wide and must be accessed as a byte wide subport (see
section “Addressing Peripherals”). The data is written low nibble first, followed by the high nibble. Any timer interrupts are automatically suppressed until the complete compare value has
been transferred.
3.5.4.4
Timer 1 Capture Register (T1CA) - Byte Read
Subport address (indirect read access): '8'hex of Port address '9'hex
T1CA
First write
cycle
Bit 7
Bit 6
Bit 5
Bit 4
T1CA7
T1CA6
T1CA5
T1CA4
Bit 3
Bit 2
Bit 1
Bit 0
T1CA2
T1CA1
T1CA0
Second write
T1CA3
cycle
Reset value: xxxxb
Reset value: xxxxb
T1CA7. .. T1CA4 - Timer 1 Capture Register Data (high nibble) - first read cycle
T1CA3 ... T1CA0 - Timer 1 Capture Register Data (low nibble) - second read cycle
The 8-bit capture register T1CA is read as byte wide subport. Note, however, unlike the writing
to the compare register, the high nibble is read first followed by low nibble. The 8-bit timer state
is captured on reading the first nibble and held until the complete byte has been read. During
this transfer, the timer is free to continue counting. The previous capture value will be held until
the timer is restarted again.
52
ATAM510
4711B–4BMCU–01/05
ATAM510
3.5.4.5
Timer 1 Counter Free Running (50% Duty Cycle)
In the free running counter mode, the counter counts up with either an internal or external clock
and cycles through all 256 timer states. On the clock following a match between the compare
register (T1CR) and the counter, a compare interrupt (if unmasked) is generated and the TIM1
pin is toggled (see Figure 3-23 on page 50).
Figure 3-24. Timer 1 Counter Free Running (50% Duty Cycle)
Timer
State
255
0 1 2 3 4 5 6
255
0 1 2 3 4 5 6
255
0 1 2 34 5 6
Compare
Interrupt
T1OUT
(TIM1)
50% duty
cycle
Timer
Clock
(clock set to rising edge)
3.5.4.6
Timer = compare register (= 4)
Timer 1 Counter Auto Reload (Strobe and 50% Duty Cycle)
In the auto-reload mode, the counter counts up with either an internal or external clock. On the
clock cycle following a match between the compare register (T1CR) and the counter, a compare
interrupt (if unmasked) is generated. The TIM1 output is either strobed or toggled and the
counter reset (see Figure 3-25). Therefore, the counter cycle period is defined by the contents of
the compare register. In 50% duty cycle mode the frequency of TIM1 is:
fTIM1 = fin/2(n+1)
where the compare value (n) =1 ... 255
Figure 3-25. Timer 1 Counter Auto Reload
0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 0
Timer
State
Compare
Interrupt
strobe
T1OUT
(TIM1)
50% duty
cycle
Timer
Clock
(clock set to neg. edge)
Timer = compare register (= 7)
Resets timer
53
4711B–4BMCU–01/05
3.5.4.7
Timer 1 Pulse Width Modulation
The Timer 1 generates the PWM signal by comparing the state of the free running up counter
with the contents of the compare register (see Figure 3-26). If the result is less or equal to the
compare register value, then the TIM1 output is high. If the result is greater than the compare
register value, then the TIM1 output is set low. Thus, the high phase of the PWM signal is
directly proportional to the compare register contents. A total of 256 possible discrete mark
space ratios can be generated ranging from a continuous low signal over a variable pulse width
signal. The PWM signal has a repetition period of 256 clock periods, an interrupt (if unmasked)
being generated on every compare event.
Care should be taken if SYSCL is used as the PWM clock source. The PWM output may stop if
the CPU goes into SLEEP mode depending on the programming of the NSTOP bit in the CMregister. If using this mode of operation it is recommended to set the bit NSTOP =1.
Figure 3-26. Timer 1 Pulse Width Modulation
Timer
State
255
0
1
2
3
4
255
0
1
2
3
4
255
0
1
2
3
4
Compare
Interrupt
t_hi
t_low
T1OUT
(TIM1)
Timer
Clock
t_hi = (comparator value) × clock period
t_low = (256-comparator value) × clock period
54
Timer = compare register (= 4)
ATAM510
4711B–4BMCU–01/05
ATAM510
3.6
Buzzer Module
The buzzer is a 4 stage frequency divider which divides the SUBCL and depending on the state
of the Buzzer Control Register (BZCR) can output one of four frequencies. An external piezo or
buzzer can be driven by the complementary buzzer outputs (BUZ and NBUZ) which are directed
to Port 4 (BP42 and BP43) under control of the Timer/Counter I/O Register (TCIOR) as shown in
Figure 3-11 on page 36. When the buzzer is switched off, both of the buzzer outputs take up the
same logical state. This is controlled by the BZOP bit of the BZCR.
Figure 3-27. Buzzer Module
BZCR
BZFS2 BZFS1 BZOP
BZOF
NBUZ
SUBCL (32 kHz)
BUZ
SUBCL/4 (8 kHz)
SUBCL/8 (4 kHz)
4:1
MUX
SUBCL/16 (2 kHz)
SUBCL
4 stage divider
CK
R
3.6.0.8
R
R
R
Buzzer Control Register (BZCR)
Subport address (indirect write access): 'A'hex of Port address '9'hex
BZCR
Bit 3
Bit 2
Bit 1
Bit 0
BZFS2
BZFS1
BZOP
BZOF
BZFS2,BZFS2
- Buzzer Frequency Select code
BZOP
- Buzzer Output Stop State
BZOF
- Buzzer off/on
Reset value: 1111b
55
4711B–4BMCU–01/05
Table 3-18.
Buzzer Control Register (BZCR)
Code
3210
Function
xxx0
Buzzer on
xxx1
Buzzer off
xx0x
Buzzer output stop state: BP42 = BP43 = low
xx1x
Buzzer output stop state: BP42 = BP43 = high
00xx
Buzzer frequency: 32 kHz (= SUBCL)
01xx
Buzzer frequency: 8 kHz (= SUBCL/4)
10xx
Buzzer frequency: 4 kHz (= SUBCL/8)
11xx
Buzzer frequency: 2 kHz (= SUBCL/16)
Figure 3-28. Buzzer Waveform
BUZ
BZOP = 1
NBUZ
BUZZER Off
BUZ
BZOP = 0
NBUZ
3.7
MTP Programming
Figure 3-29. Programmer System
In-Circuit Programmer (ICP)
Target Programmer Interface (TPI)
56
ATAM510
4711B–4BMCU–01/05
ATAM510
To accommodate the application program and the associated hardware option configuration, the
ATAM510 is equipped with 2 on-chip EEPROM memory blocks. These are written via a 6-signal
Target Programmer Interface (TPI), comprising of 2 power lines (VDD and VSS), a Program
Mode signal (PM) and 3 data lines which are multiplexed onto 3 of the ATAM510 functional pins
- BP00, BP01 and BP02 (see Figure 7-1 on page 63). To set up the required hardware options
and download these along with the application program into the ATAM510, the customer can be
supplied with a dedicated PC based programmer software operating under Windows 95/98 or
Windows NT and an In-Circuit Programmer unit (ICP). The ICP is connected to the PC via a
standard PC serial interface port and to the target device or application board (for in-system programming) via the TPI flat band cable.
Table 3-19.
Target Programmer Interface Signals
TPI Connector Pin
Pin Name
1
PM
ATAM510 Function
Programming mode Input
2
VDD
+5 V Supply
3
BP02
Port02 (Clock) input
4
BP01
Port01 (Data) input
5
BP00
Port00 (Data) output
6
VSS
Ground Supply
7
NC
Not connected
8
NC
Not connected
9
NC
Not connected
10
NC
Not connected
The state of the ATAM510 PM pin defines the MTP operational mode i.e.. PM = high (Program
Mode), PM = low (Normal operation Mode) while the 3 TPI data lines are used to serially load or
read the customer's data into or out of the ATAM510.
3.7.1
Application Program
The Programmer software requires only the customer's binary *.hex file which is generated by
the MARC4 program compiler and also provides the primary data base for emulation. This is displayed on the screen as an editable hexadecimal memory map. Contents of an already
programmed device can be read back and displayed on the same hex. form provided that the
device's “Read Lock” has not been set. A “Read Lock” Protected device, if read will appear to be
full of 'F' hex.
3.7.2
Hardware Configuration
All hardware configurations are set up within the software's intuitive user interface by selecting
the required options from the masks provided. The available configurable hardware options are
similar to those of the ATAR510 (see “Hardware Options” section). These affect primarily port
configurations, watchdog and coded reset settings. The port driver strengths, although mask
programmable in the ATAR510 are not configurable in the MTP, all output drivers being internally “hardwired” to the default “standard drive” strength.
57
4711B–4BMCU–01/05
3.7.3
Read Lock Protection
The programmer software incorporates a so called “Read Lock” which can be set by the user.
This is provided for customer security purposes and inhibits the reading of the customer's Application Program by unauthorized persons. If set, the “Read Lock” sets a hardware key in the MTP
EEPROM which disables reading of the Program/Configuration data. It should be noted that this
is a “Read Lock” and not a “Write Lock”, so even if the lock is set, it is still possible to overwrite
the customer data with new program code.
3.7.4
In-System Programming
For “in-system programming”, the application circuit board must be fitted with a 10-pin male connector to accommodate the TPI connector. To ensure conflict-free access to the target
ATAM510 TPI related pins (BP00, BP01, BP02 and PM) it is recommended that these be
equipped with jumpers (J5, J4, J3 and J1) to avoid signal contention with other on board driver
sources. (see Figure 7-1 on page 63). However, if these can be overdriven, or if Port 0 is not
used in the application, then the jumpers can be omitted or replaced by isolating resistors. Prior
to connecting the TPI, all other application power supply sources should be disconnected from
the application circuit board. Should other on board components either present an excessive
power supply load or be unable to withstand the ICP 5-Volt supply voltage, then the VDD power
line should also be jumpered (J2).
During the programming operation all ports are set into input mode, with the previously programmed pull-up/pull-down transistors deactivated.
In normal operational mode, the PM pin is strapped to ground and Port 0 reverts to a port function as described in section “Bi-directional Port 0 and Port 1”.
Figure 3-30. In-System Programming
VSS
NC
NC
NC
NC
Programmer interface
J2
*
Application:
BP00
BP01
BP02
J4
*
J5
*
*Optional jumpers
VDD
1
VSS
BP70
44
2
BP53
BP71
43
3
BP72
42
4
BP52
BP51
BP73
41
5
BP50
PM
40
6
VDD
SCLIN
39
7
BP43
BP61
8
BP42
BP60
37
9
BP41
BPB3
BPB1
36
3
5
34
BPB0
33
BPC3
BPC2
32
10
BP40
11
BP03
*
12
BP02
13
BP01
14
BP00
15
TIM1
AVDD
30
16
OSCIN
29
17
BPC1
TE
OSCOUT
28
18
BPC0
NRST
27
19
BP13
BPA0
26
20
BP12
BPA1
25
21
BP11
BPA2
24
BP10
BPA3
23
BPB2
J1
*
VSS
38
J3
22
58
ATAM510
1
2
3
4
5
6
7
8
9
10
31
ATAM510
4711B–4BMCU–01/05
ATAM510
3.8
Noise Considerations
When designing the microcontroller based application, several factors should be taken into consideration to increase noise immunity and reduce electromagnetic emissions (EME). Many such
potential problems can be avoided by careful layout of the printed circuit board (PCB). The PCB
contains many parasitic components which at first sight are not apparent. PCB tracks can act as
antennas or as coupling capacitors. Long stretches of parallel tracks and long high frequency
signal lines should thus be avoided wherever possible to minimize the chance of picking up or
transmitting unwanted signals.
3.8.1
Noise Immunity
The following guidelines will increase system noise immunity:
• Unconnected inputs should not be left open. If port pins are not required then it is
recommended to set pull-up or pull-down options on these pins.
• Special care should be taken when laying out the PCB that interrupt, reset and clock signal
lines are kept short and are carefully shielded or have sufficient spacing from other on board
noise generating sources.
• A quartz crystal should always be located right next to the microcontroller crystal oscillator
terminals (OSCIN and OSCOUT), the connections being always very short. This avoids, not
only signal coupling onto the clock source, but can also reduces EME.
• PCB's should, where economically possible, be equipped with adequate ground planes.
• The microcontroller power supply should be decoupled with an electrolytic capacitance
(approximate 10 µF) in parallel with a ceramic capacitance (approximate 100 nF) situated as
close to the microcontroller device as possible.
3.8.2
Electromagnetic Emissions
Electromagnetic emissions are caused by rapidly changing electrical currents (dI/dt) in long
antenna like connection lines and cables. This can result in electrical interference on other telecommunication devices. These current spikes are more often than not present in the system
power supply lines and driver signal lines.
The following guide will help to reduce EME:
• Keep the length of PCB current switching signal tracks to a minimum..
• Adopt a PCB star power routing system connected at one point.
• Many of the microcontroller port outputs can be configured with several drive strengths. This
means that a high drive output will switch a signal faster than for example a standard drive
output. The resulting change in current in the signal and power lines will also increase,
causing an increase in EME. So wherever speed and drive current is not necessary the ports
should be configured with the lowest drive possible.
• If possible, write the application program to avoid multiple outputs switching at any instant.
• Cables can be equipped with ferrite rings to slow current spikes or the system can be
encased in a grounded conducting casing.
59
4711B–4BMCU–01/05
4. Absolute Maximum Ratings
Voltages are given relative to VSS.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
All inputs and outputs are protected against high electrostatic voltages (4 kV, HBM) or electric fields. However, precautions to minimize
the build-up of electrostatic charges during handling are recommended. Reliability of operation is enhanced if unused inputs are
connected to an appropriate logic voltage level (e.g., VDD).
Parameters
Symbol
Value
Unit
Supply voltage
VDD
-0.3 to +7
V
Input voltage (on any pin)
VIN
VSS -0.3 ≤VIN ≤VDD +0.3
V
Output short circuit duration
tshort
indefinite
s
Operating temperature range
Tamb
-40 to +85
°C
Storage temperature range
Tstg
-65 to +150
°C
Thermal resistance (SSO44)
RthJA
110
K/W
Soldering temperature (t ≤10 s)
Tsld
260
°C
5. DC Operating Characteristics
Supply voltage VDD = 5 V, VSS = 0 V, Tamb = -40°C to 85°C unless otherwise specified.
Typical values relate to VDD = 5 V, Tamb = 25°C and are for reference only.
Parameters
Test Conditions
Symbol
Min.
VDD
2.2
Typ.
Max.
Unit
6.2
V
Power Supply
Supply Voltage
Active current
CPU running TestROM at
SYSCL_iRC3
IDD
200
500
µA
Quotient IDD/SYSCL_iR3
CPU running TestROM at
SYSCL_iRC3
IDDQ
0.25
0.5
µA/kHz
Halt current
CPU in sleep mode,
NSTOP = 0
IHalt
0.1
0.5
µA
1.0
1.5
V
Power-on Reset Threshold Voltage
POR threshold voltage
VPOR
0.8
Schmitt Trigger Input Voltage: (All Inputs Except Port 5, 7 and C)
Negative-going threshold voltage
VDD = 2.4 to 6.2 V
VT-
VSS
0.4 ×
VDD
V
Positive-going threshold voltage
VDD = 2.4 to 6.2 V
VT+
0.55 ×
VDD
VDD
V
Hysteresis (VT+ - VT-)
VDD = 2.4 to 6.2 V
VH
Input voltage LOW
VDD = 2.4 to 6.2 V
VIL
VSS
0.2 ×
VDD
V
Input voltage HIGH
VDD = 2.4 to 6.2 V
VIH
0.8 ×
VDD
VDD
V
0.1 ×
VDD
Input Pins: NRST and TE
Note:
60
The total sum of all port static output currents must not exceed 100 mA.
The sum of all port currents switched at any instant (dI/dt) must not exceed 30 mA.
ATAM510
4711B–4BMCU–01/05
ATAM510
5. DC Operating Characteristics (Continued)
Supply voltage VDD = 5 V, VSS = 0 V, Tamb = -40°C to 85°C unless otherwise specified.
Typical values relate to VDD = 5 V, Tamb = 25°C and are for reference only.
Parameters
Test Conditions
Symbol
Min.
Typ.
Max.
Unit
VDD = 2.4 V, VIL= VSS
VDD = 5.0 V
IIL
-1.0
-5
-1.5
-10
-3.0
-18
µA
µA
VDD = 5.0 V
IIH
1
1.4
2
mA
Input voltage LOW
VDD = 2.4 to 6.2 V
VIL
VSS
0.2 ×
VDD
V
Input voltage HIGH
VDD = 2.4 to 6.2 V
VIH
0.8 ×
VDD
VDD
V
Dynamic input LOW current
(pull-up)
VDD = 2.4 V, VIL= VSS
VDD = 5.0 V
IIL
-1.0
-5
-1.5
-10
-3.0
-18
µA
µA
Dynamic input HIGH current
(pull-down)
VDD = 2.4 V, VIH = VDD
VDD = 5.0 V
IIH
1.0
5
1.5
10
2.5
18
µA
µA
VDD = 2.4 V
VOL = 0.2 × VDD
VDD = 5.0 V
1
2
4
mA
Output LOW current
IOL
Output HIGH current
VDD = 2.4 V
VOH = 0.8 × VDD
VDD = 5.0 V
Input NRST with Pull-up Resistor
Input LOW current
Input TE with Pull-down Resistor
Input HIGH current
All Bi-directional Ports and TIM1
6
9
13
mA
-1
-2
-4
mA
-6
-8
-13
mA
IOH
Bi-directional Port BP4, BP5, BP7, BPA, BPB and BPC
Input LOW current
Static pull-up (30 kΩ)
VDD = 2.4 V
VDD = 5.0 V
IIL
IIL
-15
-100
-25
-150
-45
-220
µA
µA
Input HIGH current
Static pull-down (30 kΩ)
VDD = 2.4 V
VDD = 5.0 V
IIH
IIH
15
100
25
150
45
220
µA
µA
VDD = 2.4 V
VDD = 5.0 V
IIL
IIL
-0.2
-1
-0.3
-1.35
-0.5
-2
mA
mA
0.15
1
0.25
1.4
0.5
2
mA
mA
Bi-directional Port BP60 and BR61
Input LOW current
Static pull-up (4 kΩ)
IIH
Input HIGH current
VDD = 2.4 V, VIL = VSS
VDD = 5.0 V
IIH
Static pull-down (4 kΩ)
Note:
The total sum of all port static output currents must not exceed 100 mA.
The sum of all port currents switched at any instant (dI/dt) must not exceed 30 mA.
61
4711B–4BMCU–01/05
6. AC Characteristics
Supply voltage VDD = 2.4 to 6.2 V, VSS = 0 V, Tamb = -40°C to 85°C unless otherwise specified.
Typical values relate to VDD = 5 V, Tamb = 25°C and are for reference only.
Parameters
Test Conditions
Symbol
Min.
Typ.
Max.
Unit
Reset Timing
Power-on reset delay
VDD u VPOR
tPOR
80
ms
tNRST
4
µs
Interrupt request LOW time
tIRL
50
ns
Interrupt request HIGH time
tIRH
50
ns
NRST input LOW time
Interrupt Request Input Timing
Internal RC Oscillator (For Additional Characteristics see Figure 7-9 on page 66 to Figure 7-11 on page 67
Standby current of iRC0
CPU in SLEEP mode,
SC = 0011b, CM = 1100b
IiRC0
SYSCL_iRC0
CPU active,
SC = 0011b, CM = 1100b
fSYSCL
Standby current of iRC1
CPU in SLEEP mode,
SC = 0111b, CM = 1101b
IiRC1
SYSCL_iRC1
CPU active,
SC = 0111b, CM = 1101b
fSYSCL
Standby current of iRC2
CPU in SLEEP mode,
SC = 1011b, CM = 1110b
IiRC2
SYSCL_iRC2
CPU active,
SC = 1011b, CM = 1110b
fSYSCL
Standby current of iRC3
CPU in SLEEP mode,
SC = 1111b, CM = 1111b
IiRC3
SYSCL_iRC3
CPU active,
SC = 1111b, CM = 1111b
fSYSCL
Stability
∆VDD = 5 V ±20%
300
500
µA
7.0
10.5
MHz
150
250
µA
3.0
4.5
MHz
100
150
µA
2.0
3.0
MHz
40
70
µA
0.80
1.3
MHz
±5
%
125
µA
3.5
1.9
1.4
0.60
df/f0
System Clock Crystal/Ceramic Oscillator (For Additional Characteristics see Figure 7-3 on page 64)
Standby current
CPU in SLEEP mode,
4-MHz crystal active
Start-up time
VDD = 2.4 V
Stability
∆VDD = 3 V to 5.5 V
Ixtal
tstartup
8
10
ms
df/f0
0.3
0.5
ppm
RC Oscillator - External Resistor (For Additional Characteristics see Figure 7-5 on page 65 to Figure 7-8 on page 66)
Standby current
CPU in SLEEP mode,
Rext = 150 kΩ (±1%)
Frequency
CPU active, Rext = 150 kΩ
Stability
VDD = 2.4 V to 5.5 V
df/f0
CPU active/running
IDD32k
10
µA
1.5
µA
1.5
s
0.3
ppm
IxRC
fSYSCL
1.8
2.0
125
µA
2.2
MHz
±10
%
32-kHz Crystal Oscillator
Active current
HALT current
CPU in SLEEP mode
IHALTx
Start-up time
VDD = 2.4 V
tstartup
Stability
∆AVDD = 100 mV
62
df/f0
1.0
0.1
ATAM510
4711B–4BMCU–01/05
ATAM510
6. AC Characteristics (Continued)
Supply voltage VDD = 2.4 to 6.2 V, VSS = 0 V, Tamb = -40°C to 85°C unless otherwise specified.
Typical values relate to VDD = 5 V, Tamb = 25°C and are for reference only.
Parameters
Test Conditions
Symbol
Min.
Typ.
Max.
Unit
4
8
MHz
10
MHz
External Clock Input at SCLIN, TIM1 and T0IN
SCLIN input clock
fSCLIN = 2 × fSYSCL
CPU active, VDD > 2.4 V
rise/fall time < 50 ns,
see Figure 7-1 on page 63
TIM1, T0IN input frequency
rise/fall time < 30 ns
fSYSCL
fIN
EEPROM Program/Configuration Memory
Number of programming cycles
n
1000
Symbol
Min.
Cycles
7. Crystal Characteristics
Parameters
Test Conditions
Typ.
Max.
Unit
32-kHz Crystal
Crystal frequency
fX
32.768
Series resistance
RS
30
Static capacitance
C0
1.5
kHz
50
kΩ
pF
3
fF
Dynamic capacitance
C1
Load capacitance
CL
8
10
12.5
pF
Crystal frequency
fX
1.5
4
8
MHz
Series resistance
RS
30
50
Ω
Static capacitance
C0
2
4.5
pF
Dynamic capacitance
C1
3
15
fF
System Clock Crystal
Figure 7-1.
Crystal Equivalent Circuit
OSCIN
OSCOUT
L
C1
RS
Equivalent
circuit
C0
63
4711B–4BMCU–01/05
Figure 7-2.
Worst Case Minimum/Maximum System Frequency
(Using External RC or Crystal Oscillator)
100.000
10.000
fSYSCL (MHz)
fSYSCLmax
1.000
fSYSCLmin
0.100
0.010
0.001
0
1
2
3
4
5
6
7
VDD (V)
Figure 7-3.
IDD = f (fSYSCL), VDD = 3 V
10000.00
VDD = 3 V
Tamb = 25°C
1000.00
IDD (µA)
100% active
100.00
Standby
10.00
1.00
Halt
0.10
0.01
10
100
1000
10000
fSYSCL (kHz)
Figure 7-4.
IDD = f (fSYSCL), VDD = 5 V
10000.00
VDD = 5 V
Tamb = 25°C
1000.00
100% active
IDD (µA)
100.00
Standby
10.00
1.00
Halt
0.10
0.01
10
100
1000
10000
fSYSCL (kHz)
64
ATAM510
4711B–4BMCU–01/05
ATAM510
Figure 7-5.
fSYSCL = f (Tamb); External RC
2200
Rext = 150 k
2150
VDD = 5 V
f SYSCL (kHz)
2100
VDD = 3 V
2050
2000
1950
1900
-40
-20
0
20
40
60
80
100
Tamb (°C)
Figure 7-6.
fSYSCL = f (Rext)
10000
f SYSCL (kHz)
VDD = 5 V
Tamb = 25°C
1000
100
10
100
1000
Rext (kΩ)
Figure 7-7.
fSYSCL = f (VDD, Rext)
6000
Rext = 47k
5000
Tamb = 25°C
f SYSCL (kHz)
4000
3000
Rext = 150 k
2000
1000
Rext = 477 k
0
1.5
2.5
3.5
4.5
5.5
6.5
VDD (V)
65
4711B–4BMCU–01/05
Figure 7-8.
fSYSCL = f (VDD); Internal RC
7000
fiRC0
6000
Tamb = 25°C
f SYSCL (kHz)
5000
4000
fiRC1
3000
fiRC2
2000
fiRC3
1000
0
1.5
2.5
3.5
4.5
5.5
6.5
VDD (V)
Figure 7-9.
fSYSCL = f (Tamb), VDD = 3 V
9000
VDD = 3 V
8000
7000
fiRC3
f SYSCL (kHz)
6000
5000
4000
fiRC2
fiRC1
3000
2000
fiRC0
1000
0
-40
-20
0
20
40
60
80
100
Tamb (°C)
Figure 7-10. fSYSCL = f (Tamb), VDD = 5 V
10000
VDD = 5 V
9000
8000
f SYSCL (kHz)
7000
fiRC3
6000
5000
fiRC2
4000
fiRC1
3000
2000
fiRC0
1000
0
-40
-20
0
20
40
60
80
100
Tamb (°C)
66
ATAM510
4711B–4BMCU–01/05
ATAM510
Figure 7-11. Typical High Output Driver, VDD = 3 V
0
VDD = 3 V
-2
IOH (mA)
-4
-6
-8
-10
-12
0.0
0.5
1.0
1.5
2.0
2.5
3.0
2.0
2.5
3.0
VDD - VOH (V)
Figure 7-12. Typical Low Output Driver, VDD = 3 V
14
VDD = 3 V
12
IOL (mA)
10
8
6
4
2
0
0.0
0.5
1.0
1.5
VOL (V)
Figure 7-13. Typical Low Output Driver, VDD = 5 V
35
VDD = 5 V
30
IOL (mA)
25
20
15
10
5
0
0
1
2
3
4
5
VOL (V)
67
4711B–4BMCU–01/05
Figure 7-14. Typical High Output Driver Pad Layout, VDD = 5 V
0
VDD = 5 V
-5
IOH (mA)
-10
-15
-20
-25
-30
-35
0
1
2
3
4
5
VDD - VOH (V)
8. Emulation
The basic function of emulation is to test and evaluate the customer's program and hardware in
real time. This therefore enables the analysis of any timing, hardware or software problem. For
emulation purposes, all MARC4 controllers include a special emulation mode. In this mode, the
internal CPU core is inactive and the I/O buses are available via Port 0 and Port 1 to allow an
external access to the on-chip peripherals. The MARC4 emulator uses this mode to control the
peripherals of any MARC4 controller (target chip) and emulates the lost ports for the application.
The MARC4 emulator can stop and restart a program at specified points during execution, making it possible for the applications engineer to view the memory contents and those of various
registers during program execution. The designer also gains the ability to analyze the executed
instruction sequences and all the I/O activities.
Figure 8-1.
MARC4 Emulation
Emulator target board
MARC4 emulator
MARC4
emulation-CPU
I/O bus
Trace
memory
Port 0
MARC4 target chip
CORE
I/O control
Port 1
Program
memory
CORE
(inactive)
Peripherals
Port 0
Control
logic
Port 1
Emulation control
SYSCL/
TCL,
TE, NRST
Application-specific hardware
Personal computer
68
ATAM510
4711B–4BMCU–01/05
ATAM510
9. Ordering Information
Extended Type Number
Program Memory
Data-EEPROM
Package
Delivery
ATAM510x-ILQY
4 kB ROM
No
SSO44
Taped and reeled
ATAM510x-ILSY
Note:
1. x = Hardware revision
Y = Lead-free
4 kB ROM
No
SSO44
Tubes
10. Package Information
9.15
8.65
Package SSO44
Dimensions in mm
18.05
17.80
7.50
7.30
2.35
0.3
0.25
0.10
0.8
16.8
44
0.25
10.50
10.20
23
technical drawings
according to DIN
specifications
1
22
69
4711B–4BMCU–01/05
11. Revision History
Please note that the following page numbers referred to in this section refer to the specific revision
mentioned, not to this document.
70
Revision No.
History
4711B-4BMCU-01/05
• Put datasheet in a new template
• Features on page 1 changed
• Lead-free Logo on page 1 added
• Table 1-1 “Pin Description” on pages 3-4 changed
• Figure 2-4 “Programming Model” on page 7 changed
• Section 2.7.2.5 “32-kHz Oscillator” on page 18 changed
• Title Table 2-6 on page 19 added
• Table 3-1 “Peripheral Addresses” on page 23 changed
• Figure 3-2 “Bi-directional Port 0 and 1” on page 26 changed
• Figure 3-3 “Bi-directional Ports 5, 7, A, B and C” on page 26 changed
• Figure 3-5 “Bi-directional Port 6” on page 29 changed
• Section 3.26 “Bi-directional Port 6” on page 29 changed
• Figure 3-7 “Bi-directional Port 4” on page 31 changed
• Figure 3-8 “Bi-directional Pin TIM1” on page 32 changed
• New heading rows at Table “Absolute Maximum Ratings” on page 60 added
• Section 8 “Emulation” on page 68 added
•Table “Ordering Information” on page 69 changed
ATAM510
4711B–4BMCU–01/05
ATAM510
12. Table of Contents
Features ..................................................................................................... 1
Description ................................................................................................ 1
1
Pin Configuration ..................................................................................... 3
2
MARC4 Architecture ................................................................................ 5
2.1 General Description ..................................................................................................5
2.2 Components of MARC4 Core ...................................................................................6
2.3 Registers ..................................................................................................................7
2.4 ALU ..........................................................................................................................9
2.5 Interrupt Structure ..................................................................................................10
2.6 Hardware Reset .....................................................................................................13
2.7 Clock Generation ....................................................................................................15
3
Peripheral Modules ................................................................................ 21
3.1 Addressing Peripherals ..........................................................................................21
3.2 Bi-directional Ports .................................................................................................24
3.3 Interval Timers/Prescaler .......................................................................................32
3.4 Watchdog Timer .....................................................................................................35
3.5 Timer/Counter Module (TCM) .................................................................................35
3.6 Buzzer Module .......................................................................................................55
3.7 MTP Programming .................................................................................................56
3.8 Noise Considerations .............................................................................................59
4
Absolute Maximum Ratings .................................................................. 60
5
DC Operating Characteristics ............................................................... 60
6
AC Characteristics ................................................................................. 62
7
Crystal Characteristics .......................................................................... 63
8
Emulation ................................................................................................ 68
9
Ordering Information ............................................................................. 69
10 Package Information ............................................................................. 69
11 Revision History ..................................................................................... 70
71
4711B–4BMCU–01/05
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Regional Headquarters
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Atmel Operations
Memory
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel’s products are not
intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© Atmel Corporation 2005. All rights reserved. Atmel ®, logo and combinations thereof, and others, are registered trademarks, and Everywhere You Are SM and others are the trademarks of Atmel Corporation or its subsidiaries. Windows ®, Windows NT ®, and others are registered
trademarks of Microsoft Corporation. Other terms and product names may be trademarks of others.
Printed on recycled paper.
4711B–4BMCU–01/05
xM