FDG901D Slew Rate Control Driver IC for P-Channel MOSFETs General Description Features The FDG901D is specifically designed to control the turn on of a P-Channel MOSFET in order to limit the inrush current in battery switching applications with high capacitance loads. During turn-on the FDG901D drives the MOSFET’s gate low with a regulated current source, thereby controlling the MOSFET’s turn on. For turn-off, the IC pulls the MOSFET gate up quickly, for efficient turn off. • Three Programmable slew rates • Reduces inrush current • Minimizes EMI • Normal turn-off speed • Low-Power CMOS operates over wide voltage range Applications • Compact industry standard SC70-5 surface mount package • Power management • Battery Load switch GATE 1 pin 1 5 GND SLEW 2 4 LOGIC IN VDD 3 Absolute Maximum Ratings Symbol TA=25oC unless otherwise noted Ratings Units VDD Supply Voltage Parameter -0.5 to 10 V VIN DC Input Voltage (Logic Inputs) -0.7 to 6 V PD Power Dissipation for Single Operation @ 85°C 150 mW -65 to +150 °C 2.7 to 6.0 V -40 to +125 °C 425 °C/W TJ, TSTG Operating and Storage Junction Temperature Range Recommended Operating Range VDD Supply Voltage TJ Operating Temperature Thermal Characteristics Thermal Resistance, Junction-to-Ambient RθJA (Note 1) Package Marking and Ordering Information Device Marking Device Reel Size Tape width Quantity 91 FDG901D 7’’ 8mm 3000 units 2002 Fairchild Semiconductor Corporation FDG901D rev. E (W) FDG901D April 2002 Symbol TA = 25°C unless otherwise noted Parameter Test Conditions Min Typ Max Units Logic Levels VIH Logic HIGH Input Voltage VDD = 2.70V to 6.0 V VIL Logic LOW Input Voltage VDD = 2.70V to 6.0 V 75% of VDD V 25% of VDD V OFF Characteristics BVIN Logic Input Breakdown Voltage IIN = 10µA, VSLEW = 0 V 9 V BVSLEW Slew Input Breakdown Voltage ISLEW = 10µA, VIN = 0 V 9 V BVDG Supply Input Breakdown Voltage IDG = 10µA, VIN = 0 V, VSLEW = 0 V 9 IRIN IRSLEW LOGIC Input Leakage Current VIN = 8 V, VSLEW = 0 V 100 nA SLEW Input Leakage Current VSLEW = 8 V, VIN = 0 V 100 nA IRDG Supply Input Leakage Current VDG = 8 V, VIN = 0 V, VSLEW = 0 V 100 nA 120 µA V ON Characteristics Gate Current IG VIN = 6V VGATE = 2V SLEW = OPEN 90 SLEW = GND 1 10 µA SLEW = VDD 10 50 nA Switching Characteristics tdon tdon tdon trise trise trise dv/dt dv/dt dv/dt Output Turn-On Delay Time Slew Pin = OPEN Output Turn-On Delay Time Slew Pin = GROUND Output Turn-On Delay Time Slew Pin = VDD Output Rise Time Slew Pin = OPEN Output Rise Time Slew Pin = GROUND Output Rise Time Slew Pin = VDD Output Slew Rate Slew Pin = OPEN Output Slew Rate Slew Pin = GROUND Output Slew Rate Slew Pin = VDD VSupply = 5.5 V, VDD = 5.5 V, Logic IN = 5.5 V, CLOAD = 510 pF, Test Circuit VSupply = 5.5 V, VDD = 5.5 V, Logic IN = 5.5 V, CLOAD = 510 pF, Test Circuit VSupply = 5.5 V, VDD = 5.5 V, Logic IN = 5.5 V, CLOAD = 510 pF, Test Circuit 8.3 µs 0.6 ms 2.2 ms 28 µs 1.8 ms 11 ms 162 V/ms 2.6 V/ms 0.3 V/ms Notes: RθJA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. RθJC is guaranteed by design while RθCA is determined by the user's board design. VDD VSUPPLY 3 SLEW CLoad 2 LOGIC IN 10% 90% 1 LOGIC IN 4 OUTPUT (Inverted) 5 10% tdon trise Test Circuit Switching Waveforms FDG901D rev. D (W) FDG901D Electrical Characteristics FDG901D Typical Characteristics 2.0 100 Slew = Gnd Vdd=Vin=6V Slew = Open Vdd=Vin=6V 95 1.5 Gate Current (µA) Gate Current, (µA) 90 85 80 75 70 1.0 0.5 65 60 0.0 -50 0 50 100 150 -50 0 50 o Figure 1. GATE Output current vs. Temperature. SLEW = OPEN Figure 2. GATE Output current vs. Temperature. SLEW = Ground 100 Output Risetime, microseconds (µsec) Slew = Vdd Vdd=Vin=6V 12 Gate Current, (nA) 150 Temperature, (oC) 14 10 8 6 4 Slew = Open Vdd=Vin=5.5V 10 1 0.1 -50 0 50 100 150 1 10 o 10000 100 1000 Temperature, ( C) Load Capacitance, picoFarad (pF) Figure 3. GATE Output current vs. Temperature. SLEW = VDD Figure 4. trise vs. Load Capacitance. SLEW = OPEN 100 Slew = Gnd Vdd=Vin=5.5V Output Risetime, milliseconds (ms) Output Risetime, microseconds (µs) 100 Temperature, ( C) 1000 100 10 1 Slew = Vdd Vdd=Vin=5.5V 10 1 0.1 1 10 100 Load Capacitance, picoFarad (pF) Figure 5. trise vs. Load Capacitance. SLEW = GROUND 1000 1 10 100 1000 Load Capacitance, picoFarad (pF) Figure 6. trise vs. Load Capacitance. SLEW = VDD FDG901D rev. D (W) I Source Drain Gate Load VDD Logic Signal Slew Rate Control Ig 3 4 1 2 5 Application Circuit Typical Application Battery powered systems make extensive usage of load switching, turning the power to subsystems off, in order to extend battery life. Power MOSFETs are used to accomplish this task. In PDA’s and Cell phones, these MOSFETs are usually low threshold P-Channels. Since the loads typically include bypass capacitor components (high capacitive component), a high inrush current can occur when the load is switched on. This inrush current can cause transients on the main power supply disturbing circuitry supplied by it. The simplest method of limiting the inrush current is to control the slew rate of the MOSFET switch. This can be done with external R/C circuits, but this approach can occupy significant PCB area, and involves other compromises in performance. The slew rate control driver IC FDG901D is specifically designed to interface low voltage digital circuitry with power MOSFETs and reduce the rapid inrush current in load switch applications. The IC limits inrush current by controlling the current, which drives the gate of the P-Channel MOSFET switch. The control input is a CMOS compatible input with a minimum high input voltage of 2.55V with a power rail voltage of 6V. Therefore, it is compatible with any CMOS logic voltages between 2.55V and 5V and under these conditions there is no additional configuration required. FDG901D rev. D (W) The Slew Rate Control Driver (FDG901D) is designed to give a programmed choice of one of three steady dv/dt states on the output during turn-on. To change the dv/dt value, the user needs to use the Slew Rate Control Pin (Pin 2). To utilize the smallest current setting (≈10 nA) from the IC, a voltage equal to Vdd must be applied to the Slew Rate Control Pin 2. To use the next higher current setting (≈1 µA) a voltage equal to Ground must be applied to Pin 2. To achieve the highest current setting (≈ 80 µA) or obtain a faster switching speed, the Slew Rate Pin2 must be open (floating). A higher value of capacitance will result in a slower switching rate. To determine the switching times of each setting use the simple equation: t= Qg IG where Qg is the Gate charge in nC for a given MOSFET and IG is the gate current controlled by the slew rate pin. Below is a captured image from an oscilloscope depicting the device response. The FDG901D was connected to control an FDG258P P-Channel DMOS. The Slew Rate control pin was set to open (floating state). Test Conditions: VDD = 5.5V VIN = 5.5V RLOAD = 1.5Ω VIN Vgate (inverted) VRLoad Circuit waveforms for an FDG901D controlling a P-Channel FDG258P MOSFET. FDG901D rev. D (W) TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. ACEx Bottomless CoolFET CROSSVOLT DenseTrench DOME EcoSPARK E2CMOSTM EnSignaTM FACT FACT Quiet Series FAST â FASTr FRFET GlobalOptoisolator GTO HiSeC I2C ISOPLANAR LittleFET MicroFET MicroPak MICROWIRE OPTOLOGIC â OPTOPLANAR PACMAN POP Power247 PowerTrench â QFET QS QT Optoelectronics Quiet Series SILENT SWITCHER â UHC SMART START UltraFET â SPM VCX STAR*POWER Stealth SuperSOT-3 SuperSOT-6 SuperSOT-8 SyncFET TinyLogic TruTranslation STAR*POWER is used under license DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. LIFE SUPPORT POLICY FAIRCHILDS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component is any component of a life 1. Life support devices or systems are devices or support device or system whose failure to perform can systems which, (a) are intended for surgical implant into be reasonably expected to cause the failure of the life the body, or (b) support or sustain life, or (c) whose support device or system, or to affect its safety or failure to perform when properly used in accordance with instructions for use provided in the labeling, can be effectiveness. reasonably expected to result in significant injury to the user. PRODUCT STATUS DEFINITIONS Definition of Terms Datasheet Identification Product Status Definition Advance Information Formative or In Design This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. Preliminary First Production This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. No Identification Needed Full Production This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. Obsolete Not In Production This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. Rev. H5