TI1 DAC7760IPWPR Single-channel, 12- and 16-bit programmable current output and voltage output digital-to-analog converters for 4-ma to 20-ma current loop application Datasheet

Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
Reference
Design
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
DACx760 Single-Channel, 12- and 16-Bit Programmable Current and Voltage Output
Digital-to-Analog Converters for 4-mA to 20-mA Current Loop Applications
1 Features
3 Description
•
The DAC7760 and DAC8760 are low-cost, precision,
fully-integrated, 12-bit and 16-bit digital-to-analog
converters
(DACs)
designed
to
meet
the
requirements
of
industrial
process-control
applications. These devices can be programmed as a
current output with a range of 4 mA to 20 mA, 0 mA
to 20 mA, or 0 mA to 24 mA; or as a voltage output
with a range of 0 V to 5 V, 0 V to 10 V, ±5 V, or
±10 V with a 10% overrange (0 V to 5.5 V, 0 V to
11 V, ±5.5 V, or ±11 V). Both current and voltage
outputs can be simultaneously enabled while being
controlled by a single data register.
1
•
•
•
•
•
•
•
•
•
Current Output: 4 mA to 20 mA;
0 mA to 20 mA; 0 mA to 24 mA
Voltage Output:
– 0 V to 5 V; 0 V to 10 V; ±5 V; ±10 V
– 0 V to 5.5 V; 0 V to 11 V; ±5.5 V; ±11 V
(10% Over Range)
±0.1% FSR Total Unadjusted Error (TUE)
Maximum
DNL: ±1 LSB Maximum
Simultaneous Voltage and Current Output
Internal 5-V Reference (10 ppm/°C, Maximum)
Internal 4.6-V Power-Supply Output
Reliability Features:
– CRC Check and Watchdog Timer
– Thermal Alarm
– Open Alarm, Short Current Limit
Wide Temperature Range: –40°C to 125°C
6-mm × 6-mm 40-Pin VQFN and 24-Pin HTSSOP
Packages
These devices include a power-on-reset function to
ensure powering up in a known state (both IOUT and
VOUT are disabled and in a Hi-Z state). The CLR
and CLR-SEL pins set the voltage outputs to zeroscale or midscale, and the current output to the low
end of the range, if the output is enabled. Zero and
gain registers can be programmed to digitally
calibrate the device in the end system. The output
slew rate is also programmable by register. These
devices can superimpose an external HART® signal
on the current output and can operate with either a
single 10-V to 36-V supply, or dual supplies of up to
±18 V. All versions are available in both 6-mm ×
6-mm 40-pin VQFN and 24-pin HTSSOP packages.
2 Applications
•
•
•
•
•
•
4-mA to 20-mA Current Loops
Analog Output Modules
Building Automation
Environment Monitoring
Programmable Logic Controllers (PLCs)
Field Sensors and Process Transmitters
Device Information(1)
PART NUMBER
PACKAGE
DACx760
BODY SIZE (NOM)
HTSSOP (24)
7.80 mm × 4.40 mm
VQFN (40)
6.00 mm × 6.00 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Block Diagram
DVDD
REFOUT
DVDD-EN
DACx760
REFIN
Internal
Reference
AVSS
HART-IN
AVDD
Current Output Stage
DIN
SDO
CLR
CLR-SEL
Control Logic
SCLK
SPI Shift Register
Input Control Logic
BOOST
LATCH
DAC Input
Register
Thermal
Alarm
User Calibration
Gain/Offset
Register
DAC
PreConditioning
IOUT
IGAIN
Current
Source
ALARM
IENABLE
ISET-R
Voltage Output Stage
+VSENSE
Slew Rate
Control
VOUT
VGAIN
–VSENSE
Watchdog
Timer
VENABLE
CMP
GND
Copyright © 2016, Texas Instruments Incorporated
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
7
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
7.10
8
1
1
1
2
3
3
5
Absolute Maximum Ratings ...................................... 5
ESD Ratings.............................................................. 5
Recommended Operating Conditions....................... 5
Thermal Information .................................................. 6
Electrical Characteristics........................................... 6
Electrical Characteristics: AC.................................. 10
Timing Requirements: Write Mode ......................... 10
Timing Requirements: Readback Mode.................. 11
Timing Requirements: Daisy-Chain Mode .............. 11
Typical Characteristics .......................................... 13
Detailed Description ............................................ 26
8.1 Overview ................................................................. 26
8.2 Functional Block Diagram ....................................... 26
8.3
8.4
8.5
8.6
9
Feature Description.................................................
Device Functional Modes........................................
Programming...........................................................
Register Maps .........................................................
26
35
37
39
Application and Implementation ........................ 43
9.1 Application Information............................................ 43
9.2 Typical Application ................................................. 47
10 Power Supply Recommendations ..................... 50
11 Layout................................................................... 50
11.1 Layout Guidelines ................................................. 50
11.2 Layout Example .................................................... 51
11.3 Thermal Considerations ........................................ 51
12 Device and Documentation Support ................. 52
12.1
12.2
12.3
12.4
12.5
12.6
Related Links ........................................................
Receiving Notification of Documentation Updates
Community Resource............................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
52
52
52
52
52
52
13 Mechanical, Packaging, and Orderable
Information ........................................................... 52
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision A (December 2013) to Revision B
•
Page
Added ESD Ratings table, Recommended Operating Conditions table, Feature Description section, Device
Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
section ................................................................................................................................................................................... 1
Changes from Original (June 2013) to Revision A
•
2
Page
Changed data sheet from product preview to production data .............................................................................................. 1
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
5 Device Comparison Table
RESOLUTION
(BITS)
CURRENT AND
VOLTAGE OUTPUT
CURRENT
OUTPUT
12
DAC7760
DAC7750
16
DAC8760
DAC8750
6 Pin Configuration and Functions
NC
VOUT
+VSENSE
–VSENSE
NC
AVDD
AVSS
24
AVDD
2
23
–VSENSE
ALARM
GND
3
22
+VSENSE
31
32
33
34
35
36
NC
DVDD
1
4
21
VOUT
CLR-SEL
5
20
BOOST
CLR
6
19
IOUT
LATCH
7
18
HART-IN
SCLK
8
17
CMP
DIN
9
16
DVDD-EN
2
29
CAP2
3
28
CAP1
4
27
5
10
15
REFIN
GND
11
14
SDO
REFOUT
9
22
NC
GND
12
13
ISET-R
10
21
NC
20
SDO
DVDD-EN
19
CMP
23
18
24
8
11
7
17
DIN
IOUT
HART-IN
16
SCLK
BOOST
Thermal
Pad
25
15
6
26
Thermal
Pad
14
LATCH
NC
AVSS
DVDD
NC
13
CLR
PWP Package
24-Pin HTSSOP
Top View
30
12
CLR-SEL
37
ALARM
GND
38
1
39
NC
40
NC
RHA Package
40-Pin VQFN
Top View
Not to scale
NC
NC
REFIN
REFOUT
ISET-R
GND
AVSS
GND
NC
GND
Thermal pad connected to AVSS
Not to scale
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
3
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Pin Functions
PIN
I/O
DESCRIPTION
NAME
VQFN
HTSSOP
ALARM
2
3
Digital output
Alarm pin. Open drain output. External pullup resistor required (10 kΩ). The pin
goes low (active) when the ALARM condition is detected (open circuit, over
temperature, timeout and so forth).
AVDD
36
24
Supply input
Positive analog power supply.
AVSS
14, 37
1
Supply input
Negative analog power supply in dual power-supply operation. Connects to GND
in single power-supply operation.
BOOST
27
20
Analog output
CAP1
28
—
Analog input
Connection for current output filtering capacitor (optional).
CAP2
29
—
Analog input
Connection for current output filtering capacitor (optional).
CLR
5
6
Digital input
Clear input. Logic high on this pin causes the part to enter CLEAR state. Active
high.
CLR-SEL
4
5
Digital input
Selects the VOUT value in CLEAR state, after power-on and reset.
Boost pin. External transistor connection (optional).
CMP
24
17
Analog output
External compensation capacitor connection pin (optional). Addition of the
external capacitor (connected between VOUT and this pin) improves the stability
with high capacitive loads at the VOUT pin by reducing the bandwidth of the
output amplifier, thus increasing the settling time.
DIN
8
9
Digital input
Serial data input. Data are clocked into the 24-bit input shift register on the rising
edge of the serial clock input. Schmitt-Trigger logic input.
DVDD
39
2
DVDD-EN
23
Supply input or
Digital power supply. Can be input or output, depending on DVDD-EN pin.
output
16
Digital input
Internal power-supply enable pin. Connect this pin to GND to disable the internal
supply, or leave this pin unconnected to enable the internal supply. When this
pin is connected to GND, an external supply must be connected to the DVDD
pin.
GND
3,
4
Supply input
Ground reference point for all digital circuitry of the device. Connect to 0 V.
GND
12, 13, 15
11, 12
Supply input
Ground reference point for all analog circuitry of the device. Connect to 0 V.
HART-IN
25
18
Analog input
Input pin for HART modulation.
IOUT
26
19
Analog output
ISET-R
16
13
Analog input
Connection pin for external precision resistor (15 kΩ). See the Detailed
Description section of this data sheet.
LATCH
6
7
Digital input
Load DAC registers input. A rising edge on this pin loads the input shift register
data into the DAC data and control registers and updates the DAC outputs.
1, 10, 11,
19, 20, 21,
22, 30, 31,
35, 38, 40
—
—
REFOUT
17
14
Analog output
REFIN
18
15
Analog input
Reference input
SCLK
7
8
Digital input
Serial clock input of serial peripheral interface (SPI™). Data can be transferred
at rates up to 30 MHz. Schmitt-Trigger logic input.
SDO
9
10
Digital output
Serial data output. Data are valid on the rising edge of SCLK.
The thermal pad is internally connected to the AVSS supply. It is recommended
that the pad be thermally connected to a copper plane for enhanced thermal
performance. The pad can be electrically connected to the same potential as the
AVSS pin (either negative supply voltage or GND) or left electrically
unconnected provided a supply connection is made at the AVSS pin. The AVSS
pin must always be connected to either the negative supply voltage or GND,
independent of the thermal pad connection.
NC
Current output pin
No connection.
Internal reference output. Connect to REFIN when using internal reference.
THERMAL
PAD
—
—
Supply input
VOUT
32
21
Analog output
+VSENSE
33
22
Analog input
Sense pin for the positive voltage output load connection.
–VSENSE
34
23
Analog input
Sense pin for the negative voltage output load connection.
4
Submit Documentation Feedback
Voltage output pin. This is a buffered analog voltage output.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
MIN
MAX
UNIT
AVDD to AVSS
–0.3
40
V
AVDD to GND
–0.3
40
V
AVSS to GND
–20
0.3
V
DVDD to GND
–0.3
6
V
VOUT to AVSS
AVSS
AVDD
V
VOUT to GND (2)
AVSS
AVDD
V
IOUT to AVSS
AVSS
AVDD
V
IOUT to GND
(2)
AVSS
AVDD
V
REFIN to GND
–0.3
6
V
REFOUT to GND
–0.3
6
V
10
mA
Current into REFOUT
Digital input voltage to GND
–0.3
DVDD + 0.3
V
SDO to GND
–0.3
DVDD + 0.3
V
ALARM to GND
–0.3
6
V
150
°C
Power dissipation
(TJmax – TA)/RθJA
Junction temperature, TJmax
W
Operating temperature
–40
125
°C
Storage temperature, Tstg
–65
150
°C
(1)
(2)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
AVSS tied to GND.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±1500
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
MIN
AVDD (AVDD + |AVSS| ≤ 36 V)
10
AVSS (AVDD + |AVSS| ≤ 36 V)
DVDD, Internal regulator disabled
Reference input voltage
MAX
UNIT
36
V
–18
0
V
2.7
5.5
V
4.95
5.05
V
External reference current (REFIN = 5 V, outputs off or IOUT enabled)
30
Loop compliance voltage (output = 24 mA) (1)
µA
AVDD – 2
VIH, Digital input high voltage
2
VIL, Digital input low voltage
0.8
2.7 V < AVDD < 3.6 V
0.6
–40
V
V
3.6 V < AVDD < 5.5 V
Specified performance temperature
(1)
NOM
125
V
°C
Loop compliance voltage is defined as the voltage at the IOUT pin
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
5
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
7.4 Thermal Information
DACx760
THERMAL METRIC (1)
RHA (VQFN)
PWP (HTSSOP)
40 PINS
24 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
32.9
32.3
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
17.2
14.1
°C/W
RθJB
Junction-to-board thermal resistance
7.5
12.2
°C/W
ψJT
Junction-to-top characterization parameter
0.2
0.3
°C/W
ψJB
Junction-to-board characterization parameter
7.5
12
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
1.4
0.63
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
7.5 Electrical Characteristics
At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7
V to 5.5 V. For VOUT: RL = 1 kΩ, CL = 200 pF; for IOUT: RL = 300 Ω. All specifications are from TA = –40°C to 125°C, unless
otherwise noted. Typical specifications are at 25°C.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VOLTAGE OUTPUT
Voltage output ranges (normal mode)
AVDD ≥ 10 V
0
5
AVDD ≥ 10.5 V
0
10
–5
5
AVSS ≤ –5.5 V, AVDD ≥ 10 V
AVSS ≤ –10.5 V, AVDD ≥ 10.5 V
AVDD ≥ 10 V
Voltage output range (overrange mode)
Resolution
AVDD ≥ 11.5 V
–10
10
0
5.5
0
11
AVSS ≤ –6 V, AVDD ≥ 10 V
–5.5
5.5
AVSS ≤ –11.5 V, AVDD ≥ 11.5 V
–11
11
DAC8760
16
DAC7760
12
V
V
Bits
ACCURACY (1)
Total unadjusted error, TUE
Differential nonlinearity, DNL
Relative accuracy, INL
Bipolar zero error
TA = –40°C to 125°C
–0.07%
TA = –40°C to 85°C
–0.06%
TA = 25°C
–0.04%
±1
±0.04%
TA = –40°C to 85°C
±0.022%
TA = –40°C to 125°C
–7
TA = –40°C to 85°C
–6
±0.5
1.5
TA = 25°C, ±10 V and ±11 V
–3
±1
3
±1
Bipolar range (±5 V, ±5.5
V, ±10 V, ±11 V)
–4
TA = –40°C to 125°C
–10
TA = 25°C
–3.5
6
0.6
±1
3.5
10
–0.6
mV
mV
ppm FSR/°C
4
–2
TA = 25°C, unipolar range
(2)
2
±0.1
–4
TA = –40°C to 85°C, unipolar range
mV
ppm FSR/°C
±2
TA = –40°C to 125°C, unipolar range
FSR
4
–2
Zero-scale error temperature coefficient
(1)
6
–1.5
–0.6
LSB
7
TA = 25°C, ±5 V and ±5.5 V
Unipolar range (0 to 5 V, 0
to 5.5 V, 0 to 10 V, 0 to 11 TA = –40°C to 85°C
V)
TA = 25°C
FSR
0.04%
TA = –40°C to 125°C
TA = –40°C to 125°C
Offset error
0.06%
±0.015%
Monotonic
Bipolar zero error temperature coefficient
Zero-scale error (2)
0.07%
2
±0.1
mV
0.6
When powered with AVSS = 0 V, INL and offset error for the 0-V to 5-V and 0-V to 10-V ranges are calculated beginning from code
0x0100 for DAC8760 and from code 0x0010 for DAC7760.
Assumes a footroom of 0.5 V.
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Electrical Characteristics (continued)
At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7
V to 5.5 V. For VOUT: RL = 1 kΩ, CL = 200 pF; for IOUT: RL = 300 Ω. All specifications are from TA = –40°C to 125°C, unless
otherwise noted. Typical specifications are at 25°C.
PARAMETER
TEST CONDITIONS
MIN
Offset error temperature coefficient
Gain error
MAX
±1
TA = –40°C to 125°C
–0.07%
TA = –40°C to 85°C
–0.06%
TA = 25°C
–0.04%
TA = –40°C to 125°C
–0.07%
TA = –40°C to 85°C
–0.06%
TA = 25°C
–0.04%
Gain error temperature coefficient
Full-scale error
TYP
0.07%
0.06%
±0.01%
FSR
0.04%
±3
Full-scale error temperature coefficient
UNIT
ppm FSR/°C
ppm FSR/°C
0.07%
0.06%
±0.01%
FSR
0.04%
±1
ppm FSR/°C
VOLTAGE OUTPUT (UNIPOLAR AND BIPOLAR MODES)
Headroom
AVDD with respect to VOUT full scale
0.5
Footroom
AVSS with respect to VOUT zero scale
–0.5
Output voltage drift vs time
TA = 125°C, 1000 hrs
Short-circuit current
Load
For specified performance
V
V
±15
ppm FSR
30
mA
1
kΩ
RL = ∞
Capacitive load stability (3)
20
nF
RL = 1 kΩ
5
nF
RL = 1 kΩ, external compensation capacitor (4 nF)
connected
1
µF
10
µV/V
DC output impedance
Code = 0x8000
DC PSRR (3)
No output load
0.3
3
Ω
CURRENT OUTPUT
Output current ranges
Resolution
0
24
0
20
4
20
DAC8760
16
DAC7760
12
mA
Bits
ACCURACY (0-mA TO 20-mA AND 0-mA TO 24-mA RANGE) (4)
Total unadjusted error, TUE
Differential nonlinearity, DNL
Relative accuracy, INL (5)
Offset error
TA = –40°C to 125°C
–0.2%
0.2%
TA = –40°C to 85°C
–0.16%
0.16%
TA = 25°C
–0.08%
Monotonic
±1
±0.08%
TA = –40°C to 85°C
±0.024%
TA = –40°C to 125°C
–0.17%
TA = –40°C to 85°C
–0.1%
–0.07%
Offset error temperature coefficient
Full-scale error temperature coefficient
(3)
(4)
(5)
–0.2%
TA = –40°C to 85°C
–0.16%
TA = 25°C
–0.08%
LSB
FSR
0.17%
0.1%
±0.01%
FSR
0.07%
±5
TA = –40°C to 125°C
FSR
0.08%
TA = –40°C to 125°C
TA = 25°C
Full-scale error
±0.02%
ppm FSR/°C
0.2%
0.16%
±0.015%
Internal RSET
±5
External RSET
±10
FSR
0.08%
ppm FSR/°C
Specified by design and characterization; not production tested.
DAC8760 and DAC7760 current output range is set by writing to RANGE bits in control register at address 0x55.
For 0-mA to 20-mA and 0-mA to 24-mA ranges, INL is calculated beginning from code 0x0100 for DAC8760 and from code 0x0010 for
DAC7760.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
7
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Electrical Characteristics (continued)
At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7
V to 5.5 V. For VOUT: RL = 1 kΩ, CL = 200 pF; for IOUT: RL = 300 Ω. All specifications are from TA = –40°C to 125°C, unless
otherwise noted. Typical specifications are at 25°C.
PARAMETER
TEST CONDITIONS
Internal RSET
Gain error
External RSET
Gain error temperature coefficient
Output current drift vs time
ACCURACY (4-mA TO 20-mA RANGE)
MIN
TA = –40°C to 125°C
–0.2%
TA = –40°C to 85°C
–0.15%
TA = 25°C
–0.08%
TA = –40°C to 125°C
–0.17%
TA = –40°C to 85°C
–0.12%
TA = 25°C
–0.05%
TYP
UNIT
0.2%
0.15%
±0.01%
0.08%
0.17%
FSR
0.12%
±0.01%
Internal RSET
±3
External RSET
±8
TA = 125°C, 1000 hrs
MAX
Internal RSET
±50
External RSET
±25
0.05%
ppm FSR/°C
ppm FSR
(4)
Internal RSET
Total unadjusted error, TUE
External RSET
TA = –40°C to 125°C
–0.25%
TA = 25°C
–0.08%
TA = –40°C to 125°C
–0.29%
0.29%
TA = –40°C to 85°C
–0.25%
0.25%
TA = 25°C
Differential nonlinearity, DNL
Relative accuracy, INL (5)
±1
TA = –40°C to 85°C
±0.024%
External RSET
TA = –40°C to 125°C
–0.22%
0.22%
TA = –40°C to 85°C
–0.2%
0.2%
TA = –40°C to 125°C
–0.2%
0.2%
TA = –40°C to 85°C
–0.18%
0.18%
–0.07%
Full-scale error
External RSET
–0.25%
TA = 25°C
–0.08%
TA = –40°C to 125°C
–0.29%
0.29%
TA = –40°C to 85°C
–0.25%
0.25%
–0.1%
±0.015%
±0.015%
±5
External RSET
±10
Gain error
External RSET
0.08%
ppm FSR/°C
–0.2%
0.2%
TA = –40°C to 85°C
–0.15%
0.15%
TA = 25°C
–0.08%
TA = –40°C to 125°C
–0.16%
TA = –40°C to 85°C
–0.12%
TA = 25°C
–0.05%
±0.01%
FSR
0.1%
TA = –40°C to 125°C
0.08%
0.16%
FSR
0.12%
±0.01%
Internal RSET
±3
External RSET
±8
TA = 125°C, 1000 hrs
FSR
0.25%
Internal RSET
Internal RSET
FSR
ppm FSR/°C
TA = –40°C to 125°C
TA = 25°C
LSB
0.07%
±3
Internal RSET
Output current drift vs time
±0.01%
FSR
0.1%
±0.08%
Internal and External RSET, TA = 25°C
Gain error temperature coefficient
0.08%
TA = –40°C to 125°C
Offset error temperature coefficient
Full-scale error temperature coefficient
±0.02%
Monotonic
Internal RSET
Offset error
–0.1%
0.25%
±0.02%
Internal RSET
±50
External RSET
±75
0.055%
ppm FSR/°C
ppm FSR
CURRENT OUTPUT (3)
Inductive load
50
DC PSRR
Output impedance
mH
1
Code = 0x8000
µA/V
50
MΩ
10
pF
EXTERNAL REFERENCE INPUT
Reference input capacitance
8
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Electrical Characteristics (continued)
At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7
V to 5.5 V. For VOUT: RL = 1 kΩ, CL = 200 pF; for IOUT: RL = 300 Ω. All specifications are from TA = –40°C to 125°C, unless
otherwise noted. Typical specifications are at 25°C.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
INTERNAL REFERENCE OUTPUT
Reference output
TA = 25°C
Reference temperature coefficient (3)
TA = –40°C to 85°C
Output noise (0.1 Hz to 10 Hz)
TA = 25°C
Noise spectral density
TA = 25°C, 10 kHz
4.995
±10
Capacitive load
Load current
Short-circuit current (REFOUT shorted to GND)
Load regulation
5.005
AVDD = 24 V, AVSS = 0 V, TA = 25°C, sourcing
14
µVPP
185
nV/√Hz
600
nF
±5
mA
25
mA
55
AVDD = 24 V, AVSS = 0 V, TA = 25°C, sinking
µV/mA
120
Line regulation
V
ppm/°C
±1.2
µV/V
DVDD INTERNAL REGULATOR
Output voltage
AVDD = 24 V
4.6
Output load current (3)
Load regulation
3.5
Line regulation
Short-circuit current
V
10
mV/mA
1
AVDD = 24 V, to GND
mV/V
35
Capacitive load stability (3)
mA
mA
2.5
µF
DIGITAL INPUTS
Hysteresis voltage
Input current
Pin capacitance
0.4
DVDD-EN, VIN ≤ 5 V
V
–2.7
µA
All pins other than DVDD-EN
±1
Per pin
µA
10
pF
DIGITAL OUTPUTS
VOL, output low voltage, sinking 200 µA
SDO
ALARM
VOH, output high voltage, sourcing 200 µA
0.4
V
DVDD –
0.5
V
High-impedance leakage
±1
µA
VOL, output low voltage, 10-kΩ pullup resistor to
DVDD
0.4
V
VOL, output low voltage, 2.5 mA
0.6
V
High-impedance leakage
±1
µA
High-impedance output capacitance
10
pF
POWER REQUIREMENTS
Outputs disabled, external DVDD
Outputs disabled, internal DVDD
AIDD
Code = 0x8000, VOUT enabled, unloaded
Code = 0x0000, IOUT enabled
AISS
DIDD
3
4
4.6
Code = 0x0000, both outputs enabled, VOUT
unloaded
4.6
Outputs disabled
0.6
Outputs disabled, Internal DVDD
0.6
Code = 0x8000, VOUT enabled, unloaded
2.6
Code = 0x0000, IOUT enabled
0.6
Code = 0x0000, both outputs enabled, VOUT
unloaded
2.6
VIH = DVDD, VIL = GND, interface idle
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
mA
3
1
mA
mA
Submit Documentation Feedback
9
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Electrical Characteristics (continued)
At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7
V to 5.5 V. For VOUT: RL = 1 kΩ, CL = 200 pF; for IOUT: RL = 300 Ω. All specifications are from TA = –40°C to 125°C, unless
otherwise noted. Typical specifications are at 25°C.
PARAMETER
TEST CONDITIONS
MIN
AVDD = 36 V, AVSS = GND, VOUT enabled,
unloaded, DVDD = 5 V
Power dissipation
TYP
MAX
140
170
UNIT
mW
AVDD = 18 V, AVSS = –18 V, VOUT enabled,
unloaded, DVDD = 5 V
135
TEMPERATURE
Thermal alarm
Thermal alarm hysteresis
142
°C
18
°C
7.6 Electrical Characteristics: AC
At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external; and DVDD = 4.5
V to 5.5 V. For VOUT: RL = 2 kΩ, CL = 200 pF; for IOUT: RL = 300 Ω. All specifications –40°C to 125°C, unless otherwise
noted. Typical specifications are at 25°C.
PARAMETER (1)
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DYNAMIC PERFORMANCE
CURRENT OUTPUT
Output current settling time
16-mA step, to 0.1% FSR, no L (inductance)
10
16-mA step, to 0.1% FSR, L < 1 mH
25
200-mV, 50-Hz or 60-Hz sine wave
superimposed on power-supply voltage
AC PSRR
µs
–75
dB
VOLTAGE OUTPUT
Output voltage settling time
0 V to 10 V, to ±0.03% FSR
22
0 V to 5 V, to ±0.03% FSR
13
µs
Slew rate
0.5
V/µs
Power-on glitch energy
2.5
µV-s
Digital-to-analog glitch energy
0.4
µV-s
Glitch impulse peak amplitude
200
mV
2
nV-s
Digital feedthrough
Output noise (0.1-Hz to 10-Hz bandwidth)
0.1
1 / f corner frequency
100
LSBPP
Hz
Output noise spectral density
Measured at 10 kHz
180
nV/√Hz
AC PSRR
200-mV, 50-Hz, or 60-Hz sine wave
superimposed on power-supply voltage
–75
dB
(1)
Specified by characterization, not production tested.
7.7 Timing Requirements: Write Mode
At TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 1 for timing diagram.
PARAMETER (1)
MIN
MAX
UNIT
t1
SCLK cycle time
33
ns
t2
SCLK low time
13
ns
t3
SCLK high time
13
ns
t4
LATCH delay time
13
ns
t5
LATCH high time (2)
40
ns
t6
Data setup time
5
ns
t7
Data hold time
7
ns
t8
LATCH low time
40
ns
(1)
(2)
10
Specified by design, not production tested.
Based on digital interface circuitry only.
When writing to DAC control and config registers, consider the analog output specifications in Electrical Characteristics: AC.
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Timing Requirements: Write Mode (continued)
At TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 1 for timing diagram.
PARAMETER (1)
t9
CLR pulse width
t10
CLR activation time
MIN
MAX
20
UNIT
ns
5
μs
7.8 Timing Requirements: Readback Mode
At TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 2 for timing diagram.
PARAMETER (1)
MIN
MAX
UNIT
t11
SCLK cycle time
60
ns
t12
SCLK low time
25
ns
t13
SCLK high time
25
ns
t14
LATCH delay time
13
ns
t15
LATCH high time
40
ns
t16
Data setup time
5
ns
t17
Data hold time
7
ns
t18
LATCH low time
t19
Serial output delay time (CL, SDO = 15 pF)
35
ns
t20
LATCH rising edge to SDO 3-state (CL, SDO = 15 pF)
35
ns
(1)
40
ns
Specified by design, not production tested.
7.9 Timing Requirements: Daisy-Chain Mode
At TA = –40°C to 125°C and DVDD = 2.7 V to 5.5 V, unless otherwise noted. See Figure 3 for timing diagram.
PARAMETER (1)
MIN
MAX
UNIT
t21
SCLK cycle time
60
ns
t22
SCLK low time
25
ns
t23
SCLK high time
25
ns
t24
LATCH delay time
13
ns
t25
LATCH high time
40
ns
t26
Data setup time
5
ns
t27
Data hold time
7
ns
t28
LATCH low time
t29
Serial output delay time (CL, SDO = 15 pF)
(1)
40
ns
35
ns
Specified by design, not production tested.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
11
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
t1
1
SCLK
2
24
t3
t2
t4
t5
LATCH
t8
t7
t6
DB23
DIN
DB0
t9
CLR
t10
IOUT/VOUT
Figure 1. Write Mode Timing
t11
t13
1
SCLK
2
24
2
8
9
22
23
24
t14
t12
t15
LATCH
t16
DIN
1
t18
t17
DB23
DB0
NOP condition
DB23
DB0
t20
Input word specifies
register to be read
t19
X
SDO
X
X
X
DB16
DB0
Undefined data
First eight bits are
don’t care bits
Selected register
data clocked out
Figure 2. Readback Mode Timing
t21
t23
1
SCLK
2
25
24
26
48
t22
t24
t25
LATCH
t26
DIN
DB23
DB0
Input word for DAC-N
SDO
DB23
Undefined
DB23
t29
DB0
t28
t27
DB0
Input word for DAC-N - 1
DB23
t20
DB0
Input word for DAC-N
Figure 3. Daisy-Chain Mode Timing
12
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
7.10 Typical Characteristics
At TA = 25°C, unless otherwise noted.
5.005
25
30 units shown
AVDD = 24 V
AVSS = 0 V
Reference Output Voltage (V)
5.004
5.003
20
Population (%)
5.002
5.001
5.000
4.999
15
10
4.998
4.997
5
4.995
0
-40
-25
-10
5
20
35
50
65
80
95
110
Temperature (oC)
125
0.0
1.0
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
6.0
6.5
7.0
7.5
8.0
8.5
9.0
9.5
10.0
4.996
Temperature Drift (ppm/oC)
C003
C002
Figure 5. Internal Reference Temperature Drift Histogram
Figure 4. REFOUT vs Temperature
5.005
5.004
5.003
TA = 25oC
AVSS = 0 V
5.004
AVDD = 24 V
AVSS = 0 V
5.003
5.002
REFOUT (V)
REFOUT (V)
5.002
5.001
5.000
4.999
5.001
5.000
4.999
4.998
4.998
4.997
4.997
4.996
4.996
4.995
-10
-8
-6
-4
-2
0
2
4
6
8
Load Current (mA)
10
10
14
18
22
26
30
34
AVDD (V)
C001
Figure 6. REFOUT vs Load Current
38
C002
Figure 7. REFOUT vs AVDD
1000
AVDD = +24 V
AVSS = -12 V
AVDD = 24 V
AVSS = 0 V
800
REFOUT Noise (2 µV/div)
VREF Noise PSD (nV/ rt-Hz)
900
700
600
C = 700 nF
500
C = 0 nF
400
300
200
100
0
10
100
1k
10k
Frequency (Hz)
Time (2 s/div)
100k
C006
Figure 8. REFOUT Noise PSD vs Frequency
C001
Figure 9. Internal Reference, Peak-to-Peak Noise
(0.1 Hz to 10 Hz)
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
13
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
5
AVDD = 10 V
AVSS = 0 V
4
AIDD/ AISS (mA)
3
AVDD (4 V/div)
AVDD = |AVSS|
External DVDD
VOUT = 0 V
IOUT disabled
Output unloaded
2
1
AIDD
0
AISS
-1
REFOUT (2 V/div)
-2
-3
Time (200 µs/div)
10
11
12
Figure 10. REFOUT Transient vs Time
14
15
16
17
18
C003
Figure 11. AIDD or AISS vs AVDD or AVSS
3.0
1.0
TA = 250C
External DVDD
0.9
2.5
0.8
0.7
DIDD (mA)
2.0
AIDD (mA)
13
AVDD/ |AVSS| (V)
C002
External DVDD
VOUT disabled
IOUT = 0 mA
1.5
1.0
0.6
0.5
0.4
0.3
0.2
0.5
0.1
0.0
0.0
10
13
16
19
22
25
28
31
34
AVDD (V)
37
2.7
3.9
4.3
4.7
5.1
5.5
C001
Figure 13. DIDD vs External DVDD
8
0
TA = 250C
Internal DVDD
7
-10
Internal DVDD PSRR (dB)
6
Internal DVDD (V)
3.5
External DVDD (V)
Figure 12. AIDD vs AVDD
5
4
3
2
1
0
AVDD = 18 V
AVSS = -18 V
CLOAD = 100 nF
-20
-30
-40
-50
-60
-70
-80
-1
-90
-40
-35
-30
-25
-20
-15
-10
-5
0
Load Current (mA)
Submit Documentation Feedback
5
10
100
1k
10k
100k
Frequency (Hz)
C002
Figure 14. Internal DVDD vs Load Current
14
3.1
C004
1M
C001
Figure 15. Internal DVDD PSRR vs Frequency
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
0.020
AVDD = +24 V
AVSS = 0 V
Output unloaded
0.03
0.02
0.01
0.00
-0.01
-0.02
+10 V range
+5 V range
-0.03
AVDD = +24 V
AVSS = -12 V
Output unloaded
0.015
Total Unadjusted Error (%FSR)
Total Unadjusted Error (%FSR)
0.04
0.010
0.005
0.000
-0.005
-0.010
-0.015
-0.04
8192
16384
24576
32768
40960
49152
57344
65536
Code
+5 V range
0
8192
16384
24576
32768
40960
49152
57344
65536
Code
C003
Figure 16. VOUT TUE vs Code (Unipolar Outputs)
C003
Figure 17. VOUT TUE vs Code
0.030
0.04
0.027
AVDD = |AVSS|
±10 V range
Output unloaded
0.03
0.024
+5 V range
0.021
“5 V range
Total Unadjusted Error (%FSR)
Total Unadjusted Error (%FSR)
“5 V range
+10 V range
-0.020
0
+10 V range
0.018
“10 V range
0.015
0.012
0.009
AVDD = +24 V
AVSS = -12 V
Output unloaded
0.006
0.003
Max Total Unadjusted Error
0.02
0.01
0.00
-0.01
-0.02
Min Total Unadjusted Error
-0.03
0.000
-0.04
-40
-25
-10
5
20
35
50
65
80
95
110
125
Temperature (0C)
10
11
12
13
14
15
16
17
AVDD/ |AVSS| (V)
C002
Figure 18. VOUT TUE vs Temperature
18
C002
Figure 19. VOUT TUE vs Supply
0.010
0.010
AVDD = +24 V
AVSS = 0 V
0.008
AVDD = +24 V
AVSS = -12 V
0.008
0.006
0.006
0.004
0.004
INL Error (%FSR)
INL Error (%FSR)
“10 V range
0.002
0.000
-0.002
-0.004
-0.006
0.002
0.000
-0.002
-0.004
Output unloaded
All VOUT ranges
-0.006
+5 V/ +10 V range
Output unloaded
-0.008
-0.008
-0.010
-0.010
0
8192
16384
24576
32768
40960
49152
57344
65536
Code
0
8192
C001
Figure 20. VOUT INL vs Code (Unipolar Outputs)
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
16384
24576
32768
40960
49152
57344
Code
65536
C001
Figure 21. VOUT INL vs Code
Submit Documentation Feedback
15
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
0.010
0.010
0.008
AVDD = +24 V
AVSS = -12 V
Max INL
0.008
INL Error (%FSR)
INL Error (%FSR)
Max INL
0.006
0.006
0.004
0.002
0.000
Output unloaded
All VOUT ranges
-0.002
-0.004
0.004
0.002
±10 V range
AVDD = |AVSS|
Output unloaded
0.000
-0.002
-0.004
Min INL
-0.006
Min INL
-0.006
-0.008
-0.008
-0.010
-40
-25
-10
5
20
35
50
65
80
95
110
Temperature (0C)
10
125
11
Figure 22. VOUT INL vs Temperature
15
16
17
18
C001
Figure 23. VOUT INL vs Supply
AVDD = 24 V
AVSS = 0 V
AVDD = +24 V
AVSS = -12 V
0.8
0.6
DNL Error (LSB)
0.6
DNL Error (LSB)
14
1.0
0.8
0.4
0.2
0.0
-0.2
-0.4
0.4
0.2
0.0
-0.2
Output unloaded
All VOUT ranges
-0.4
+5 V/ +10 V range
Output unloaded
-0.6
-0.6
-0.8
-0.8
-1.0
-1.0
0
8192
16384
24576
32768
40960
49152
57344
Code
65536
0
8192
16384
24576
32768
40960
49152
57344
Code
C002
Figure 24. VOUT DNL vs Code (Unipolar Outputs)
65536
C002
Figure 25. VOUT DNL vs Code
1.0
1.0
0.8
0.6
DNL Error (LSB)
0.4
Max DNL
0.2
0.0
-0.2
-0.4
Output unloaded
All VOUT ranges
-0.6
±10 V range
AVDD = |AVSS|
Output unloaded
0.8
AVDD = +24 V
AVSS = -12 V
0.6
DNL Error (LSB)
13
AVDD/ |AVSS| (V)
1.0
Min DNL
0.4
Max DNL
0.2
0.0
-0.2
-0.4
Min DNL
-0.6
-0.8
-0.8
-1.0
-1.0
-40
-25
-10
5
20
35
50
65
80
95
Temperature (0C)
Submit Documentation Feedback
110
125
10
11
12
13
14
15
16
AVDD/ |AVSS| (V)
C003
Figure 26. VOUT DNL vs Temperature
16
12
C002
17
18
C009
Figure 27. VOUT DNL vs Supply
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
0.004
1.0
“5 V range
+10 V range
+5 V range
AVDD = +24 V
AVSS = -12 V
Output unloaded
0.8
0.6
0.000
0.4
Offset Error (mV)
Full Scale Error (%FSR)
0.002
“10 V range
-0.002
-0.004
AVDD = +24 V
AVSS = -12 V
Output unloaded
-0.006
-0.008
0.2
0.0
-0.2
+10 V range
-0.4
+5 V range
-0.6
-0.010
-0.8
-0.012
-1.0
-40
-25
-10
5
20
35
50
65
80
95
110
125
Temperature (0C)
-40
-10
5
20
35
50
65
80
95
110
Temperature (0C)
Figure 28. VOUT Full-Scale Error vs Temperature
125
C005
Figure 29. Offset Error vs Temperature
1.0
0.008
AVDD = +24 V
AVSS = -12 V
Output unloaded
AVDD = +24 V
AVSS = -12 V
Output unloaded
0.004
Gain Error (%FSR)
0.8
Bipolar Zero Error (mV)
-25
C004
0.6
“10 V range
0.4
“5 V range
0.2
0.000
-0.004
-0.008
-0.012
0.0
-0.016
-0.2
-40
-25
-10
5
20
35
50
65
80
95
110
Temperature (0C)
“5 V range
+10 V range
+5 V range
-0.020
125
-40
-25
-10
5
20
C006
35
50
65
80
95
110
Temperature (0C)
Figure 30. Bipolar Zero Error vs Temperature
125
C007
Figure 31. Gain Error vs Temperature
0.010
2.0
AVDD = +24 V
AVSS = -12 V
Output unloaded
0.008
Change in VOUTT (V)
1.6
Zero Scale Error (mV)
“10 V range
1.2
0.8
0.4
0.0
-0.4
0.006
AVDD = +12 V
AVSS = -12 V
±10 V range
0.004
0.002
0.000
-0.002
-0.004
“10 V range
“5 V range
-0.006
+10 V range
+5 V range
-0.008
-0.010
-0.8
-40
-25
-10
5
20
35
50
65
80
95
110
Temperature (0C)
125
-30 -25 -20 -15 -10
Figure 32. Zero-Scale Error vs Temperature
-5
0
5
10
15
20
25
Source / Sink Current (mA)
C008
30
C010
Figure 33. VOUT (Full-Scale) vs Load Current
(Source or Sink)
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
17
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
0.010
VOUT
AVDD = +24 V
AVSS = -12 V
AVDD = +12 V
AVSS = -12 V
±10 V range
0.006
Output Voltage (5 V/div)
Change in VOUTT (V)
0.008
0.004
0.002
0.000
-0.002
-0.004
LATCH
“10 V range
CLOAD = 200 pF
-0.006
From code: 0000h
To code: FFFFh
-0.008
-0.010
-25
-20
-15
-10
-5
0
5
10
15
20
Source / Sink Current (mA)
Time (20 µs/div)
25
C001
C009
Figure 34. VOUT (Zero-Scale) vs Load Current
(Source or Sink)
Figure 35. BP10V Rising
60
VOUT
AVDD = +24 V
AVSS = -12 V
AVDD = +18 V
AVSS = -18 V
50
Settling Time for 5 V Step (µs)
Output Voltage (5 V/div)
LATCH
“10 V range
CLOAD = 200 pF
From code: FFFFh
To code: 0000h
40
CMP = 0 pF
30
20
10
0
Time (20 µs/div)
0
5
Figure 36. BP10V Falling
20
25
C001
250
Settling Time for 5 V Step (µs)
Settling Time for 5 V Step (µs)
15
Figure 37. VOUT Settling Time vs Load
(No Compensation Capacitor)
70
AVDD = +18 V
AVSS = -18 V
60
50
CMP = 100 pF
40
30
20
AVDD = +18 V
AVSS = -18 V
200
150
CMP = 470 pF
100
50
0
0
20
40
60
80
Load Capacitor (nF)
Submit Documentation Feedback
100
0
200
400
600
800
Load Capacitor (nF)
C002
Figure 38. VOUT Settling Time vs LOAD
(100 pF Between VOUT and CMP Pins)
18
10
Load Capacitor (nF)
C001
1000
C003
Figure 39. VOUT Settling Time vs LOAD
(470 pF Between VOUT and CMP Pins)
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
LOAD = 1 kŸ // 200 pF
VOUT (50 mV/div)
VOUT (50 mV/div)
8000h to 7FFFh
7FFFh to 8000h
Time (20 µs/div)
Time (3 µs/div)
C001
C001
Figure 40. VOUT Power-On Glitch
Figure 41. VOUT Digital-to-Analog Glitch
900
AVDD = +24V
AVSS = -12V
Output unloaded
700
AVDD = +24 V
AVSS = -12 V
VOUT Noise (1 µV/div)
VOUT Noise PSD (nV/ rt-Hz)
800
600
500
“10 V range
400
+5 V range
300
“5 V range/ +10 V range
200
100
DAC = midscale
0
10
100
1k
10k
100k
Frequency (Hz)
Time (2 s/div)
C007
C002
Figure 42. VOUT Noise PSD vs Frequency
Figure 43. VOUT, Peak-to-Peak Noise (0.1 Hz to 10 Hz)
50
1.2
0.8
Short Circuit Current (mA)
Leakage Current (nA)
1.0
AVDD = 24 V
AVSS = -12 V
45
AVDD = +24 V
AVSS = -12 V
Output disabled
0.6
0.4
0.2
40
35
30
25
20
15
VOUT = 0 V, short circuit to AVDD
10
VOUT = 11 V, short circuit to AVSS
0.0
-0.2
5
-0.4
0
-12
-8
-4
0
4
8
12
16
VOUT Pin Voltage (V)
20
24
-40
-25
Figure 44. VOUT Hi-Z Leakage Current vs Voltage
-10
5
20
35
50
65
80
95
110
Temperature (oC)
C003
125
C001
Figure 45. VOUT Short-Circuit Current vs Temperature
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
19
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
0.05
0
VOUT PSRR (dB)
-20
Total Unadjusted Error (%FSR)
AVDD = +18 V
AVSS = -18 V
Output unloaded
-10
-30
-40
-50
-60
+5 V range
-70
“10 V range
-80
0.00
-0.10
0 mA - 24 mA Internal RSET
-0.15
0 mA - 24 mA Internal RSET, BOOST
0 mA - 24 mA External RSET
-0.20
0 mA - 24 mA External RSET, BOOST
+10 V Range/ “5 V range
-90
-0.25
10
100
1k
10k
100k
0
1M
Frequency (Hz)
8192
16384
24576
32768
40960
49152
57344
65536
Code
C001
Figure 46. AVDD PSRR for VOUT
C009
Figure 47. IOUT TUE vs Code (0 mA to 24 mA)
0.05
0.05
0.00
Total Unadjusted Error (%FSR)
Total Unadjusted Error (%FSR)
AVDD = 24 V
AVSS = 0 V
RLOAD = 300 Ÿ
-0.05
AVDD = 24 V
AVSS = 0 V
RLOAD = 300 Ÿ
-0.05
-0.10
0 mA - 20 mA Internal RSET
0 mA - 20 mA Internal RSET, BOOST
-0.15
0 mA - 20 mA External RSET
0 mA - 20 mA External RSET, BOOST
-0.20
0.00
-0.05
AVDD = 24 V
AVSS = 0 V
RLOAD = 300 Ÿ
-0.10
-0.15
4 mA - 20 mA Internal RSET
4 mA - 20 mA Internal RSET, BOOST
-0.20
4 mA - 20 mA External RSET
4 mA - 20 mA External RSET, BOOST
-0.25
-0.25
0
8192
16384
24576
32768
40960
49152
57344
Code
65536
0
16384
24576
32768
40960
49152
57344
65536
Code
C006
Figure 48. IOUT TUE vs Code (0 mA to 20 mA)
C003
Figure 49. IOUT TUE vs Code (4 mA to 20 mA)
0.12
0.08
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
0.07
Total Unadjuated Error (%FSR)
Total Unadjusted Error (%FSR)
8192
0.06
0.05
0.04
0.03
0 mA to 20 mA
0.02
0 mA to 24 mA
0.01
4 mA to 20 mA
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
0.10
0.08
0.06
0.04
0 mA to 20 mA
0.02
0 mA to 24 mA
4 mA to 20 mA
0.00
0.00
-40
-25
-10
5
20
35
50
65
Temperature (oC)
80
95
110
125
Submit Documentation Feedback
-25
-10
5
20
35
50
65
Temperature (oC)
C008
Figure 50. IOUT TUE vs Temperature (Internal RSET)
20
-40
80
95
110
125
C009
Figure 51. IOUT TUE vs Temperature (External RSET)
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
0.05
AVSS = 0 V
RLOAD = 300 Ÿ
0 mA to 24 mA range
Max Total Unadjusted Error
0.04
Total Unadjusted Error (%FSR)
Total Unadjusted Error (%FSR)
0.05
0.03
0.02
0.01
Min Total Unadjusted Error
0.00
AVSS = 0 V
RLOAD = 300 Ÿ
0 mA to 24 mA range
0.04
Max Total Unadjusted Error
0.03
0.02
0.01
Min Total Unadjusted Error
-0.01
0
10
14
18
22
26
30
34
AVDD (V)
38
10
14
18
22
Figure 52. IOUT TUE vs Supply (Internal RSET)
34
38
C005
0.016
0 mA - 20 mA Internal RSET
0 mA - 24 mA Internal RSET
0.012
0.012
0 mA - 24 mA Internal RSET, BOOST
0 mA - 20 mA Internal RSET, BOOST
0 mA - 20 mA External RSET
0 mA - 24 mA External RSET
0.008
0.008
0 mA - 24 mA External RSET, BOOST
INL Error (%FSR)
INL Error (%FSR)
30
Figure 53. IOUT TUE vs Supply (External RSET)
0.016
0.004
0.000
-0.004
-0.008
0 mA - 20 mA External RSET, BOOST
0.004
0.000
-0.004
-0.008
AVDD = 24 V
AVSS = 0 V
RLOAD = 300 Ÿ
-0.012
AVDD = 24 V
AVSS = 0 V
RLOAD = 300 Ÿ
-0.012
-0.016
-0.016
0
8192
16384
24576
32768
40960
49152
57344
Code
65536
0
8192
16384
24576
32768
40960
49152
57344
Code
C007
Figure 54. IOUT INL vs Code (0 mA to 24 mA)
65536
C004
Figure 55. IOUT INL vs Code (0 mA to 20 mA)
0.016
0.004
Max INL
4 mA - 20 mA Internal RSET
0.012
0.002
4 mA - 20 mA Internal RSET, BOOST
4 mA - 20 mA External RSET
0.008
4 mA - 20 mA External RSET, BOOST
INL Error (%FSR)
INL Error (%FSR)
26
AVDD (V)
C006
0.004
0.000
-0.004
0.000
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
All IOUT ranges
-0.002
-0.004
-0.008
AVDD = 24 V
AVSS = 0 V
RLOAD = 300 Ÿ
-0.012
-0.006
Min INL
-0.016
-0.008
0
8192
16384
24576
32768
40960
49152
57344
Code
65536
-40
-25
Figure 56. IOUT INL vs Code (4 mA to 20 mA)
-10
5
20
35
50
65
80
95
110
Temperature (oC)
C001
125
C002
Figure 57. IOUT INL vs Temperature (Internal RSET)
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
21
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
0.015
0.004
Max INL
0.000
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
All IOUT ranges
-0.002
AVSS = 0 V
RLOAD = 300 Ÿ
0 mA to 24 mA range
0.010
INL Error (%FSR)
INL Error (%FSR)
0.002
-0.004
Max INL
0.005
0.000
-0.005
Min INL
-0.010
-0.006
Min INL
-0.015
-0.008
-40
-25
-10
5
20
35
50
65
80
95
110
Temperature (oC)
10
125
26
30
34
38
C004
1.0
AVSS = 0 V
RLOAD = 300 Ÿ
0 mA to 24 mA range
0.010
AVDD = 24 V
AVSS = 0 V
0.8
0.6
Max INL
0.005
DNL Error (LSB)
INL Error (% FSR)
22
Figure 59. IOUT INL vs Supply (Internal RSET)
Figure 58. IOUT INL vs Temperature (External RSET)
0.000
-0.005
0.4
0.2
0.0
-0.2
-0.4
-0.6
-0.010
0 mA to 24 mA range
RLOAD = 300 Ÿ
-0.8
Min INL
-0.015
-1.0
10
14
18
22
26
30
34
AVDD (V)
38
0
8192
16384
24576
32768
40960
49152
57344
65536
Code
C003
Figure 60. IOUT INL vs Supply (External RSET)
C008
Figure 61. IOUT DNL vs CODE (0 mA to 24 mA)
1.0
1.0
AVDD = 24 V
AVSS = 0 V
0.8
AVDD = 24 V
AVSS = 0 V
0.8
0.6
0.6
0.4
0.4
DNL Error (LSB)
DNL Error (LSB)
18
AVDD (V)
0.015
0.2
0.0
-0.2
-0.4
-0.6
0.2
0.0
-0.2
-0.4
-0.6
0 mA to 20 mA range
RLOAD = 300 Ÿ
-0.8
4 mA to 20 mA range
RLOAD = 300 Ÿ
-0.8
-1.0
-1.0
0
8192
16384
24576
32768
40960
49152
57344
Code
Submit Documentation Feedback
65536
0
8192
16384
24576
32768
40960
49152
57344
Code
C005
Figure 62. IOUT DNL vs Code (0 mA to 20 mA)
22
14
C001
65536
C002
Figure 63. IOUT DNL vs Code (4 mA to 20 mA)
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
1.0
1.0
0.8
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
All IOUT ranges
Max DNL
0.6
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
All IOUT ranges
Max DNL
0.6
DNL Error (LSB)
DNL Error (LSB)
0.4
0.8
0.2
0.0
-0.2
-0.4
-0.6
0.4
0.2
0.0
-0.2
-0.4
-0.6
-0.8
Min DNL
-0.8
Min DNL
-1.0
-1.0
-40
-25
-10
5
20
35
50
65
80
95
110
125
Temperature (oC)
-40
-25
-10
5
20
35
50
65
80
125
C011
Figure 64. IOUT DNL vs Temperature (Internal RSET)
Figure 65. IOUT DNL vs Temperature (External RSET)
1.0
0.8
Max DNL
Max DNL
0.6
0.6
0.4
0.2
DNL Error (LSB)
DNL Error (LSB)
110
1.0
0.8
AVSS = 0 V
RLOAD = 300 Ÿ
0 mA to 24 mA range
0.0
-0.2
-0.4
-0.6
0.4
AVSS = 0 V
RLOAD = 300 Ÿ
0 mA to 24 mA range
0.2
0.0
-0.2
-0.4
-0.6
Min DNL
-0.8
Min DNL
-0.8
-1.0
-1.0
10
14
18
22
26
30
34
38
AVDD (V)
10
14
18
22
26
30
34
38
AVDD (V)
C008
Figure 66. IOUT DNL vs Supply (Internal RSET)
C007
Figure 67. IOUT DNL vs Supply (External RSET)
0.18
0.12
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
0.09
Offset Error (%FSR)
0.12
Full Scale Error (%FSR)
95
Temperature (oC)
C010
0.06
0.00
0 mA to 20 mA Internal RSET
0 mA to 24 mA Internal RSET
-0.06
4 mA to 20 mA Internal RSET
0.06
0.03
0.00
0 mA to 20 mA Internal RSET
0 mA to 24 mA Internal RSET
4 mA to 20 mA Internal RSET
0 mA to 20 mA External RSET
0 mA to 24 mA External RSET
4 mA to 20 mA External RSET
-0.03
-0.06
0 mA to 20 mA External RSET
-0.12
0 mA to 24 mA External RSET
-0.09
4 mA to 20 mA External RSET
-0.12
-0.18
-40
-25
-10
5
20
35
50
Temperature
65
80
95
110
125
(oC)
-40
-25
Figure 68. IOUT Full-Scale Error vs Temperature
-10
5
20
35
50
65
80
95
110
Temperature (oC)
C006
125
C003
Figure 69. IOUT Offset Error vs Temperature
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
23
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
2.00
AVDD = 10 V
AVSS = 0 V
RLOAD = 300 Ÿ
0.09
0.06
Gain Error (%FSR)
Compliance Headroom Voltage (V)
0.12
0.03
0.00
-0.03
0 mA to 20 mA Internal RSET
0 mA to 24 mA Internal RSET
4 mA to 20 mA Internal RSET
0 mA to 20 mA External RSET
0 mA to 24 mA External RSET
4 mA to 20 mA External RSET
-0.06
-0.09
-0.12
1.75
1.50
1.25
1.00
0.75
AVDD = 36 V
AVSS = 0 V
IOUT = 24 mA
RLOAD = 300 Ÿ
0.50
0.25
0.00
-40
-25
-10
5
20
35
50
65
80
95
110
Temperature (oC)
125
-40
-25
-10
5
20
35
50
65
80
95
110
Temperature (oC)
C007
125
C004
Figure 71. Compliance Headroom Voltage(1) vs Temperature
Figure 70. IOUT Gain Error vs Temperature
30
IOUT (4 mA/div)
AVDD = +24 V
AVSS = 0 V
DAC configured to deliver 24 mA
25
LATCH (5 V/div)
IOUT (mA)
20
15
4 mA to 20 mA range
RLOAD = 300 Ÿ
10
AVDD = 36 V
AVSS = 0 V
RLOAD = 300 Ÿ
5
From code: 0000h
To code: FFFFh
0
0
1
2
3
4
5
Headroom Voltage (V)
Time (5 µs/div)
6
C001
C005
Figure 72. IOUT vs Compliance Headroom Voltage(1)
Figure 73. 4-mA to 20-mA Rising
IOUT (4 mA/div)
AVDD = 24 V
AVSS = 0 V
RLOAD = 300 Ÿ
AVDD = +24 V
AVSS = 0 V
IOUT (2 µA/div)
LATCH (5 V/div)
4 mA to 20 mA range
RLOAD = 300 Ÿ
From code:FFFFh
To code: 0000h
Time (5 µs/div)
Time (60 µs/div)
C001
Figure 74. 4-mA to 20-mA Falling
(1)
24
C001
Figure 75. IOUT Power-On Glitch
Compliance voltage headroom is defined as the drop from AVDD pin to the IOUT pin.
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Typical Characteristics (continued)
At TA = 25°C, unless otherwise noted.
1.0
AVDD = 24 V
AVSS = 0 V
RLOAD = 250 Ÿ
AVDD = 24 V
AVSS = 0 V
RLOAD = 300 Ÿ
0.6
IOUT (mA)
8000h - 7FFFh
7FFFh - 8000h
IOUT (200 µA/div)
0.8
0.4
0.2
0.0
-0.2
Time (2 µs/div)
Time (2 µs/div)
C002
C001
Figure 76. IOUT Output Enable Glitch
Figure 77. IOUT Digital-to-Analog Glitch
AVDD = 24 V
AVSS = 0 V
AVDD = 24 V
AVSS = 0 V
1000
IOUT Noise (20 nA/div)
IOUT Noise PSD (nV/ sqrt-Hz)
1200
800
600
RLOAD = 300 Ÿ
All IOUT ranges
400
200
0 mA to 20 mA range
DAC = midscale
0
10
100
1k
10k
Time (4 s/div)
100k
Frequency (Hz)
C003
C002
Figure 79. IOUT Peak-to-Peak Noise vs Time
(0.1 Hz to 10 Hz)
3.5
0
3.0
-10
AVDD = 36 V
AVSS = 0 V
Output disabled
2.5
AVDD = 24 V
AVSS = 0 V
-20
IOUT PSRR (dB)
Leakage Current (nA)
Figure 78. IOUT Noise PSD vs Frequency
2.0
1.5
1.0
0.5
-30
-40
RLOAD = 250 Ÿ
All IOUT ranges
-50
-60
-70
0.0
-80
-0.5
-90
0
4
8
12
16
20
24
28
32
IOUT Pin Voltage (V)
36
10
100
Figure 80. IOUT Hi-Z Leakage Current vs Voltage
1k
10k
100k
Frequency (Hz)
C001
1M
C002
Figure 81. IOUT PSRR vs Frequency
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
25
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
8 Detailed Description
8.1 Overview
The DAC8760 and DAC7760 are low-cost, precision, fully-integrated, 16-bit an 12-bit digital-to-analog converters
(DACs) designed to meet the requirements of industrial process control applications. These devices can be
programmed as a current output with a range of 4 mA to 20 mA, 0 mA to 20 mA, or 0 mA to 24 mA; or as a
voltage output with a range of 0 V to 5 V, 0 V to 10 V, ±5 V, or ±10 V, with a 10% overrange (0 V to 5.5 V, 0 V to
11 V, ±5.5 V, or ±11 V). Both current and voltage outputs can be simultaneously enabled while being controlled
by a single data register.
These devices include a power-on-reset function to ensure powering up in a known state (both IOUT and VOUT
are disabled and in a high-impedance state). The CLR and CLR-SEL pins set the voltage outputs to zero-scale
or mid-scale, and the current output to the low-end of the range, if the output is enabled. Zero code error and
gain error calibration registers can be programmed to digitally calibrate the device in the end system. The output
slew rate is also programmable. These devices can AC couple an external HART signal on the current output
and can operate with either a single 10-V to 36-V supply, or dual supplies up to ±18 V.
8.2 Functional Block Diagram
DVDD
REFOUT
DVDD-EN
DACx760
REFIN
Internal
Reference
AVSS
HART-IN
AVDD
Current Output Stage
SCLK
DIN
SDO
CLR
CLR-SEL
Control Logic
LATCH
SPI Shift Register
Input Control Logic
BOOST
DAC Input
Register
DAC
PreConditioning
Thermal
Alarm
IOUT
IGAIN
User Calibration
Gain/Offset
Register
Current
Source
ALARM
IENABLE
ISET-R
Voltage Output Stage
+VSENSE
VOUT
Slew Rate
Control
VGAIN
–VSENSE
VENABLE
Watchdog
Timer
CMP
GND
Copyright © 2016, Texas Instruments Incorporated
8.3 Feature Description
8.3.1 DAC Architecture
The DAC8760 and DAC7760 (DACx760) consist of a resistor-string digital-to-analog converter (DAC) followed by
a buffer amplifier. The output of the buffer drives the current output and the voltage output. The resistor-string
section is simply a string of resistors, each of value R, from REF to GND, as Figure 82 illustrates. This type of
architecture makes sure the DAC is monotonic. The 16-bit binary digital code (DAC8760) loaded to the DAC
register determines at which node on the string the voltage is tapped off before it is fed into the output amplifier.
26
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Feature Description (continued)
To Current Output
To Voltage Output
Figure 82. DAC Structure: Resistor String
The current-output stage converts the voltage output from the string to current. The voltage output provides a
buffered output of the programmed range to the external load. When the current output or the voltage output is
disabled, it is in a high impedance (Hi-Z) state. After power-on, both output stages are disabled. See Controlling
the VOUT and IOUT Pins for different options to configure the current and voltage output pins.
8.3.2 Voltage Output Stage
The voltage output stage as conceptualized in Figure 83 provides the voltage output according to the DAC code
and the output range setting. The output range can be programmed as 0 V to 5 V or 0 V to 10 V for unipolar
output mode, and ±5 V or ±10 V for bipolar output mode. In addition, an option is available to increase the output
voltage range by 10%. The output current drive can be up to 10 mA. The output stage has short-circuit current
protection that limits the output current to 30 mA. To maintain proper performance, a minimum 0.5-V powersupply headroom is required. The voltage output is able to drive a capacitive load up to 1 µF. For loads greater
than 20 nF, an external compensation capacitor can be connected between CMP and VOUT to keep the output
voltage stable at the expense of reduced bandwidth and increased settling time.
DACx760
12-/16-Bit
DAC
+
VOUT
í
RFB
+VSENSE
Range
Scaling
íVSENSE
Figure 83. Voltage Output
The +VSENSE pin is provided to enable sensing of the load by connecting to points electrically closer to the
load. This configuration allows the internal output amplifier to make sure that the correct voltage is applied across
the load, as long as headroom is available on the power supply. Ideally, this pin is used to correct for resistive
drops on the system board and is connected to VOUT at the terminals. In some cases, both VOUT and
+VSENSE are brought out as terminals and, through separate lines, connected remotely together at the load. In
such cases, if the +VSENSE line is cut, the amplifier loop is broken; use an optional 5-kΩ resistor between
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
27
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Feature Description (continued)
VOUT and +VSENSE to prevent this from occurring. The –VSENSE pin, on the other hand, is provided as a
GND sense reference output from the internal VOUT amplifier. The output swing of the VOUT amplifier is relative
to the voltage seen at this pin. The actual voltage difference between the –VSENSE pin and the device GND
pins is not expected to be more than a few 100 µV. The internal resistor shown in Figure 83 between the device
internal GND and the –VSENSE pin is typically 2 kΩ.
After power on, the power-on-reset circuit makes sure that all registers are at their default values. Therefore, the
voltage output buffer is in a Hi-Z state; however, the +VSENSE pin connects to the amplifier inputs through an
internal 60-kΩ feedback resistor (RFB in Figure 83). If the VOUT and +VSENSE pins are connected together, the
VOUT pin is also connected to the same node through the feedback resistor. This node is protected by internal
circuitry and settles to a value between GND and the reference input.
The output voltage (VOUT) can be expressed as Equation 1 and Equation 2.
For unipolar output mode:
VOUT = VREF • GAIN •
CODE
2N
(1)
For bipolar output mode:
VOUT = VREF • GAIN •
CODE
N
2
- GAIN •
VREF
2
where
•
•
•
•
CODE is the decimal equivalent of the code loaded to the DAC
N is the bits of resolution; 16 for DAC8760 and 12 for DAC7760
VREF is the reference voltage; for internal reference, VREF = 5 V
GAIN is automatically selected for a desired voltage output range as shown in Table 1
(2)
Table 1. Voltage Output Range vs Gain Setting (1)
(1)
VOLTAGE OUTPUT
GAIN
0 V to 5 V
1
0 V to 10 V
2
±5 V
2
±10 V
4
VREF = 5 V
The voltage range is set according to the value of the RANGE bits and the OVR bit in the Control Register. The
OVR bit makes the gain value in Table 1 increase by 10%, thereby increasing the voltage output range, as
shown in Table 8 (see Setting Voltage and Current Output Ranges for more details).
8.3.3 Current Output Stage
The current output stage consists of a preconditioner and a current source as conceptualized in Figure 84. This
stage provides a current output according to the DAC code. The output range can be programmed as 0 mA to
20 mA, 0 mA to 24 mA, or 4 mA to 20 mA. An external boost transistor can be used to reduce the power
dissipation of the device. The maximum compliance voltage on pin IOUT equals (AVDD – 2 V). In single powersupply mode, the maximum AVDD is 36 V, and the maximum compliance voltage is 34 V. After power on, the
IOUT pin is in a Hi-Z state.
28
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
AVDD
R2
R3
BOOST
T2
í
+
12-/16-BitBa_
DACBa_
A2
T1
+
IOUT
A1
í
RSET
Figure 84. Current Output
Resistor RSET (used to convert the DAC voltage to current) determines the stability of the output current over
temperature. If desired, an external, low-drift, precision 15-kΩ resistor can be connected to the ISET-R pin and
used instead of the internal RSET resistor.
For a 5-V reference, the output can be expressed as shown in Equation 3 through Equation 5.
For a 0-mA to 20-mA output range:
CODE
IOUT = 20mA •
2N
(3)
For a 0-mA to 24-mA output range:
CODE
IOUT = 24mA •
2N
(4)
For a 4-mA to 20-mA output range:
CODE
IOUT = 16mA •
+ 4mA
2N
where
•
•
CODE is the decimal equivalent of the code loaded to the DAC.
N is the bits of resolution; 16 for DAC8760 and 12 for DAC7760.
(5)
The current-output range is normally set according to the value of the RANGE bits in the Control Register. When
both the voltage and current outputs are enabled in dual-output mode, the range is set by the IOUT RANGE bits
in the Configuration Register. See Setting Voltage and Current Output Ranges for more details. For more details
on controlling the current output when both the VOUT and IOUT pins are simultaneously enabled, see
Controlling the VOUT and IOUT Pins.
8.3.4 Internal Reference
The DACx760 includes an integrated 5-V reference with a buffered output (REFOUT) capable of driving up to
5 mA (source or sink) with an initial accuracy of ±5 mV (maximum) and a temperature drift coefficient of 10
ppm/°C (maximum).
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
29
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
8.3.5 Digital Power Supply
An internally generated 4.6-V supply capable of driving up to 10 mA can be output on DVDD by leaving the DVDEN pin unconnected. This supply eases the system power supply design especially when an isolation barrier is
required to cross and generate the digital supply. It can be used to drive isolation components used for the digital
data lines and other miscellaneous components like references and temp sensors. See Figure 96 for an example
application. If an external supply is preferred, the DVDD pin (which can be driven up to 5.5 V in this case) can be
made into an input by tying DVDD-EN to GND (see Electrical Characteristics for detailed specifications).
8.3.6 DAC Clear
The DAC has an asynchronous clear function through the CLR pin, which is active-high and allows the voltage
output to be cleared to either zero-scale code or midscale code. This action is user-selectable through the CLRSEL pin or the CLRSEL bit of the Table 17, as Table 2 describes. The CLR-SEL pin and CLRSEL register are
ORed together. The current output clears to the bottom of its preprogrammed range. When the CLR signal
returns to low, the output remains at the cleared value. The pre-clear value can be restored by pulsing the
LATCH signal without clocking any data. A new value cannot be programmed until the CLR pin returns to low.
Note that in dual-output mode, the value that the DAC data register is cleared to follows the settings for the
voltage output mode.
Table 2. CLR-SEL Options
CLR-SEL
OUTPUT VALUE
UNIPOLAR OUTPUT RANGE
BIPOLAR OUTPUT RANGE
0
0V
0V
1
Midscale
Negative full-scale
In addition to defining the output value for a clear operation, the CLRSEL bit and the CLR-SEL pin also define
the default output value. During the selection of a new voltage range, the output value corresponds to the
definitions given in Table 7. To avoid glitches on the output, disable the output by writing a 0 to the OUTEN bit of
the Table 17 before changing the voltage range. When the OUTEN bit is set to 1, the output goes to the default
value as defined by the CLRSEL bit and the CLR-SEL pin.
8.3.7 Power-Supply Sequence
The DACx760 has internal power on reset (POR) circuitry for both the digital DVDD and analog AVDD supplies.
This circuitry makes sure that the internal logic and power-on state of the DAC power up to the proper state
independent of the supply sequence. While there is no required supply power-on sequence, the recommendation
is to first have the digital DVDD supply come up, followed by the analog supplies, AVDD and AVSS. AVSS is
powered assuming a negative supply is being used. Otherwise, AVSS is tied to GND.
8.3.8 Power-On Reset
The DACx760 incorporates two internal POR circuits for the DVDD and AVDD supplies. The DVDD and AVDD
POR signals are ANDed together so that both supplies must be at their minimal specified values for the device to
not be in a reset condition. These POR circuits initialize internal logic and registers as well as set the analog
outputs to a known state while the device supplies are ramping. All registers are reset to their default values with
the default value of the data register being determined by the CLR-SEL pin. The behavior of IOUT and VOUT is
described in their respective sections. Typically the POR function can be ignored as long as the device supplies
power up and maintain the specified minimum voltage levels. However, in the case of supply drop or brownout,
the DACx760 can have an internal POR reset event or lose digital memory integrity. Figure 85 represents the
threshold levels for the internal POR for both the DVDD and AVDD supplies.
30
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Supply (V)
Supply Max.
No Power-On Reset
Specified Supply
Voltage Range
Supply Min.
Undefined Operation Threshold
Undefined
POR Threshold
Power-On Reset
0.00
Figure 85. Relevant Voltage Levels for POR Circuit
For the DVDD supply, no internal POR occurs for nominal supply operation from 2.7 V (supply minimum) to 5.5 V
(supply maximum). For the DVDD supply region between 2.4 V (undefined operation threshold) and 0.8 V (POR
threshold), the internal POR circuit may or may not provide a reset over all temperature conditions. For the
DVDD supply below 0.8 V (POR threshold), the internal POR resets as long as the supply voltage is below 0.8 V
for approximately 1 ms.
For the AVDD supply, no internal POR occurs for nominal supply operation from 10 V (supply minimum) to 36 V
(supply maximum). For AVDD supply voltages between 8 V (undefined operation threshold) to 1 V (POR
threshold), the internal POR circuit may or may not provide a reset over all temperature conditions. For the
AVDD supply below 1 V (POR threshold), the internal POR resets as long as the supply voltage is below 1 V for
approximately 1 ms. In case the DVDD or AVDD supply drops to a level where the internal POR signal is
indeterminate, either power cycle the device or toggle the LATCH pin followed by a software reset. Both options
initialize the internal circuitry to a known state and provide proper operation.
8.3.9 Alarm Detection
The device also provides an alarm detection feature. When one or more of following events occur, the ALARM
pin goes low:
• The current output load is in open circuit; or
• The voltage at IOUT reaches a level where the accuracy of the output current is compromised. This condition
is detected by monitoring internal voltage levels of the IOUT circuitry and is typically below the specified
compliance voltage headroom (defined as the voltage drop between the AVDD and IOUT pins) minimum of 2
V; or
• The die temperature has exceeded 142°C; or
• The SPI watchdog timer exceeded the timeout period (if enabled); or
• The SPI frame error CRC check encountered an error (if enabled).
When the ALARM pins of multiple DACx760 devices are connected together to form a wired-AND function, the
host processor must read the status register of each device to know all the fault conditions that are present. Note
that the thermal alarm has hysteresis of about 18°C. After being set, the alarm only resets when the die
temperature drops below 124°C.
8.3.10 Watchdog Timer
This feature is useful to make sure that communication between the host processor and the DACx760 has not
been lost. It can be enabled by setting the WDEN bit of the Configuration Register to 1. The watchdog timeout
period can be set using the WDPD bits of the configuration register, as shown in Table 3. The timer period is
based off an internal oscillator with a typical value of 8 MHz.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
31
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Table 3. Watchdog Timeout Period
WDPD BITS
WATCHDOG TIMEOUT PERIOD (Typical, ms)
00
10 ms
01
51 ms
10
102 ms
11
204 ms
If enabled, the chip must have an SPI frame with 0x95 as the write address byte written to the device within the
programmed timeout period. Otherwise, the ALARM pin asserts low and the WD-FLT bit of the status register is
set to 1. Note that the ALARM pin can be asserted low for any of the different conditions as explained in the
Alarm Detection section. The WD-FLT bit is reset to 0 with a software reset, or by disabling the watchdog timer,
or by powering down the device.
When using multiple DACx760 devices in a daisy-chain configuration, the open-drain ALARM pins of all devices
can be connected together in a wired-AND function. The watchdog timer can be enabled in any number of the
devices in the chain although enabling it in one device is sufficient. The wired-AND ALARM pin may get pulled
low because of the simultaneous presence of different trigger conditions in the daisy-chained devices. The host
processor must read the status register of each device to know all the fault conditions present in the chain.
8.3.11 Frame Error Checking
If the DACx760 is used in a noisy environment, error checking can be used to check the integrity of SPI data
communication between the device and the host processor. This feature can be enabled by setting the CRCEN
bit of the Configuration Register to 1. The frame error checking scheme is based on the CRC-8-ATM (HEC)
polynomial x8 + x2 + x + 1 (that is, 100000111). When error checking is enabled, the SPI frame width is 32 bits,
as shown in Table 4. Start with the default 24-bit frame and enable frame error checking through the CRCEN bit
and switch to the 32-bit frame. The normal 24-bit SPI data are appended with an 8-bit CRC polynomial by the
host processor before feeding it to the device. For a register readback, the CRC polynomial is output on the SDO
pins by the device as part of the 32-bit frame.
Table 4. SPI Frame With Frame Error Checking
Enabled
BIT 31:BIT 8
BIT 7:BIT 0
Normal SPI frame data
8-bit CRC polynomial
The DACx760 decodes the 32-bit input frame data to compute the CRC remainder. If no error exists in the frame,
the CRC remainder is zero. When the remainder is non-zero (that is, the input frame has single- or multiple-bit
errors), the ALARM pin asserts low and the CRC-FLT bit of the status register is also set to 1. Note that the
ALARM pin can be asserted low for any of the different conditions as explained in Alarm Detection. The CRCFLT bit is reset to 0 with a software reset, or by disabling the frame error checking, or by powering down the
device. In the case of a CRC error, the specific SPI frame is blocked from writing to the device.
Frame error checking can be enabled for any number of DACx760 devices connected in a daisy-chain
configuration. However, TI recommends enabling error checking for none or all devices in the chain. When
connecting the ALARM pins of all combined devices, forming a wired-AND function, the host processor must
read the status register of each device to know all the fault conditions present in the chain. For proper operation,
the host processor must provide the correct number of SCLK cycles in each frame, taking care to identify
whether or not error checking is enabled in each device in the daisy-chain.
8.3.12 User Calibration
The device implements a user-calibration function to allow for trimming the system gain and zero errors. There is
a gain calibration register and a zero calibration register; the DAC output is calibrated according to the value of
these registers. The range of gain adjustment is typically ±50% of full-scale with 1 LSB per step. The gain
register must be programmed to a value of 0x8000 to achieve the default gain of 1 because the power-on value
of the register is 0x0000, which is equivalent to a gain of 0.5. The zero code adjustment is typically ±32,768
LSBs with 1 LSB per step. The input data format of the gain register is unsigned straight binary, and the input
data format of the zero register is twos complement. The gain and offset calibration is described by Equation 6.
32
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
CODE _ OUT = CODE •
User _ GAIN + 215
216
+ User _ ZERO
where
•
•
•
•
•
CODE is the decimal equivalent of the code loaded to the DAC data register at address 0x01.
N is the bits of resolution; 16 for DAC8760 and 12 for DAC7760.
User_ZERO is the signed 16-bit code in the zero register.
User_GAIN is the unsigned 16-bit code in the gain register.
CODE_OUT is the decimal equivalent of the code loaded to the DAC (limited between 0x0000 to 0xFFFF for
DAC8760 and 0x000 to 0xFFF for DAC7760).
(6)
This is a purely digital implementation and the output is still limited by the programmed value at both ends of the
voltage or current output range. In addition, remember that the correction only makes sense for endpoints inside
of the true device end points. To correct more than just the actual device error, for example a system offset, the
valid range for the adjustment changes accordingly and must be taken into account. This range is set by the
RANGE, OVR, DUAL OUTEN, and IOUT RANGE bits, as described in Setting Voltage and Current Output
Ranges.
8.3.13 Programmable Slew Rate
The slew rate control feature controls the rate at which the output voltage or current changes. With the slew rate
control feature disabled, the output changes smoothly at a rate limited by the output drive circuitry and the
attached load.
To reduce the slew rate, enable the slew rate control feature through bit 4 of the Table 17. With this feature
enabled, the output does not slew directly between the two values. Instead, the output steps digitally at a rate
defined by bits [7:5] (SRSTEP) and bits [11:8] (SRCLK) of the control register. SRCLK defines the rate at which
the digital slew updates; SRSTEP defines the amount by which the output value changes at each update. If the
DAC data register is read while the DAC output is still changing, the instantaneous value is read. Table 5 lists the
slew rate step-size options. Table 6 summarizes the slew rate update clock options.
Table 5. Slew Rate Step-Size (SRSTEP) Options
SRSTEP
STEP SIZE (LSB)
DAC7760
DAC8760
000
0.0625
1
001
0.125
2
010
0.125
4
011
0.5
8
100
1
16
101
2
32
110
4
64
111
8
128
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
33
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Table 6. Slew Rate Update Clock (SRCLK) Options
SRCLK
DAC UPDATE FREQUENCY (Hz)
0000
258,065
0001
200,000
0010
153,845
0011
131,145
0100
115,940
0101
69,565
0110
37,560
0111
25,805
1000
20,150
1001
16,030
1010
10,295
1011
8,280
1100
6,900
1101
5,530
1110
4,240
1111
3,300
The time required for the output to slew over a given range can be expressed as Equation 7:
Output Change
Slew Time =
Step Size · Update Clock Frequency · LSB Size
where
•
•
Slew Time is expressed in seconds
Output Change is expressed in amps (A) for IOUT or volts (V) for VOUT
(7)
When the slew rate control feature is enabled, all output changes happen at the programmed slew rate. This
configuration results in a staircase formation at the output. If the CLR pin is asserted, the output slews to the
zero-scale value at the programmed slew rate. Bit 1 (SR-ON) of the Status Register can be read to verify that the
slew operation has completed. The update clock frequency for any given value is the same for all output ranges.
The step size, however, varies across output ranges for a given value of step size because the LSB size is
different for each output range. Figure 86 shows an example of IOUT slewing at a rate set by the above
described parameters. In this example for the DAC8760 (LSB size of 305 nA for the 0-mA to 20-mA range), the
settings correspond to an update clock frequency of 6.9 kHz and a step size of 128 LSB. As can be seen for the
case with no capacitors on CAP1 or CAP2, the steps occur at the update clock frequency (6.9 kHz corresponds
to a period close to 150 µs) and the size of each step is about 38 µA (128 × 305 nA). The slew time for a specific
code change can be calculated using Equation 7.
IOUT (38 µA/div)
no cap
3 nF CAP1
3 nF CAP2
10 nF CAP1
10 nF CAP2
SRCLK=1100h
SRSTEP = 111h
0 mA to 20 mA range
Time (150 µs/ div)
C001
Figure 86. IOUT vs Time With Digital Slew Rate Control
34
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
8.4 Device Functional Modes
8.4.1 Setting Voltage and Current Output Ranges
For voltage and current outputs in normal mode (VOUT and IOUT are not simultaneously enabled), the output
range is set according to Table 7.
Table 7. RANGE Bits vs Output Range
(1)
RANGE
OUTPUT RANGE
000
0 V to +5 V
001
0 V to +10 V
010
±5 V
011
±10 V
100
Not allowed (1)
101
4 mA to 20 mA
110
0 mA to 20 mA
111
0 mA to 24 mA
RANGE bits cannot be programmed to 0x100. Previous value is held when this command is written.
Note that changing the RANGE bits at any time causes the DAC data register to be cleared based on the value
of CLR-SEL (pin or register bit) and the new value of the RANGE bits.
In addition to the RANGE bits, the OVR bit extends the voltage output range by 10%. if the OVR bit is set, the
voltage output range follows Table 8, as long as there is headroom with the supply.
Table 8. Voltage Output Overrange
VOLTAGE OUTPUT RANGE
VOLTAGE OUTPUT OVERRANGE
0 V to 5 V
0 V to 5.5 V
0 V to 10 V
0 V to +11 V
±5 V
±5.5 V
±10 V
±11 V
When VOUT and IOUT are simultaneously enabled (dual-output mode) by setting the DUAL OUTEN bit in the
Configuration Register, the voltage output is controlled by the RANGE bits in the Control Register (see Table 9),
and the current output is controlled by the IOUT RANGE bits in the Configuration Register (see Table 10).
Table 9. RANGE Bits versus Voltage Output Range in Dual-Output Mode
RANGE
(1)
OUTPUT RANGE
000
0 V to +5 V
001
0 V to +10 V
010
±5 V
011
±10 V
100
Not allowed (1)
1xx
Disabled
RANGE bits cannot be programmed to 0x100. Previous value is held when this command is written.
Table 10. IOUT RANGE Bits vs Current Output Range in Dual-Output Mode
RANGE
OUTPUT RANGE
00
Disabled
01
4 mA to 20 mA
10
0 mA to 20 mA
11
0 mA to 24 mA
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
35
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
8.4.2 Boost Configuration for IOUT
An external NPN transistor can be used as shown in Figure 87 to reduce power dissipation on the die. Most of
the load current flows through the NPN transistor with a small amount flowing through the on-chip PMOS
transistor based on the gain of the NPN transistor. This reduces the temperature induced drift on the die and
internal reference and is an option for use cases at the extreme end of the supply, load current, and ambient
temperature ranges. Resistor R2 stabilizes this circuit for cases where the RLOAD is a short or a very small load
like a multimeter. Recommended values for R1, R2 and C1 in this circuit are 1 kΩ, 20 Ω and 0.22 µF. An
equivalent solution is to place R2 (with a recommended value of 2 kΩ instead of the 20 Ω) in series with the base
of the transistor instead of the configuration shown in Figure 87. Note that there is some gain error introduced by
this configuration as seen in Figure 47 for the 0-mA to 24-mA range. TI recommends using the internal transistor
in most cases as the values in the Electrical Characteristics are based on the configuration with the internal onchip PMOS transitor.
BOOST
IOUT
R2
DACx760
R1
C1
RLOAD
GND
Copyright © 2016, Texas Instruments Incorporated
Figure 87. Boost Mode Configuration
8.4.3 Filtering the Current Output (only on the VQFN package)
The VQFN package provides access to internal nodes of the circuit as shown in Figure 93. Capacitors can be
placed on these pins and AVDD to form a filter on the output current, reducing bandwidth and the slew rate of
the output. However, to achieve large reductions in slew rate, the programmable slew rate can be used to avoid
having to use large capacitors. Even in that case, the capacitors on CAP1 and CAP2 can be used to smooth out
the stairsteps caused by the digital code changes as shown in Figure 88. However, note that power supply ripple
also couples into the part through these capacitors.
25
22
IOUT (mA)
19
no cap
3 nF CAP1
3 nF CAP2
10 nF CAP1
10 nF CAP2
16
13
10
7
4
1
TA = 25ºC
AVDD = 24 V
RLOAD = 250 Ÿ
Time (200 µs/div)
C001
Figure 88. IOUT vs Time for Different Capacitor Values on CAP1 and CAP2
8.4.4 HART Interface
On the DACx760, HART digital communication can be modulated onto the input signal by two methods:
36
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
8.4.4.1 For 4-mA to 20-mA Mode
This method is limited to the case where the RANGE bits of the Table 17 are programmed to the 4-mA to 20-mA
range. Some applications require going beyond the 4-mA to 20-mA range. In those cases, see second method
described in this section.
The external HART signal (ac voltage; 500 mVPP, 1200 Hz and 2200 Hz) can be capacitively coupled in through
the HART-IN pin and transferred to a current that is superimposed on the 4-mA to 20-mA current output. The
HART-IN pin has a typical input impedance of 35 kΩ that together with the input capacitor used to couple the
external HART signal forms a filter to attenuate frequencies beyond the HART band-pass region. In addition to
this filter, an external passive filter is recommended to complete the filtering requirements of the HART
specifications. Figure 89 illustrates the output current versus time operation for a typical HART signal.
1200 Hz
(mark)
Phase
Continuous
2200 Hz
(space)
Bit
Boundary
Loop Current
6.5 mA
6.0 mA
5.5 mA
Bit Cell Time = 833 ms
Time
Note:
DC current = 6 mA.
Figure 89. Output Current vs Time
Table 11 specifies the performance of the HART-IN pin.
Table 11. HART-IN Pin Characteristics
PARAMETER
TEST CONDITIONS
Input impedance
HART signal ac-coupled into pin
Output current (peak-to-peak)
Input signal of 500 mV (peak-to-peak)
MIN
TYP
MAX
UNIT
35
0.9
1
kΩ
1.1
mA
8.4.4.2 For All Current Output Modes
The use of the HART-IN pin to implement HART modulation is limited to the case where the RANGE bits of the
Table 17 are set to the 4-mA to 20-mA range. To implement HART in all current-output modes, see
Implementing HART in All Current Output Modes.
8.5 Programming
8.5.1 Serial Peripheral Interface (SPI)
The device is controlled over a versatile four-wire serial interface (SDI, SDO, SCLK, and LATCH) that operates at
clock rates of up to 30 MHz and is compatible with SPI, QSPI™, Microwire, and digital signal processing (DSP)
standards. The SPI communication command consists of a write address byte and a data word for a total of 24
bits. The timing for the digital interface is shown in Figure 1, Figure 2, and Figure 3.
8.5.1.1 SPI Shift Register
The default frame is 24 bits wide (refer to the Frame Error Checking section for 32-bit frame mode) and begins
with the rising edge of SCLK that clocks in the MSB. The subsequent bits are latched on successive rising edges
of SCLK. The default 24-bit input frame consists of an 8-bit address byte followed by a 16-bit data word as
shown in Table 12.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
37
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Table 12. Default SPI Frame
BIT 23:BIT 16
BIT 15:BIT 0
Address byte
Data word
The host processor must issue 24 bits before it issues a rising edge on the LATCH pin. Input data bits are
clocked in regardless of the LATCH pin and are unconditionally latched on the rising edge of LATCH. By default,
the SPI shift register resets to 000000h at power on or after a reset.
8.5.1.2 Write Operation
A write operation is accomplished when the address byte is set according to Table 13. For more information on
the DACx760 registers, see DACx760 Commands and Register Map.
Table 13. Write Address Functions
ADDRESS BYTE
FUNCTION
0x00
No operation (NOP)
0x01
Write DAC Data register
0x02
Register read
0x55
Write control register
0x56
Write reset register
0x57
Write configuration register
0x58
Write DAC gain calibration register
0x59
Write DAC zero calibration register
0x95
Watchdog timer reset
8.5.1.3 Read Operation
A read operation is accomplished when the address byte is 0x02. Follow the read operation with a no-operation
(NOP) command to clock out an addressed register, as shown in Figure 2. To read from a register, the address
byte and data word is as shown in Table 14. The read register value is output MSB first on SDO on successive
falling edges of SCLK.
Table 14. Default SPI Frame for Register Read
DATA WORD
ADDRESS BYTE
0x02
BIT 15:BIT 6
BIT 5:BIT 0
X (don't care)
Register read address (see Table 15)
Table 15 shows the register read addresses available on the DACx760 devices.
Table 15. Register Read Address Functions
READ ADDRESS
(1)
(1)
FUNCTION
XX XX00
Read status register
XX XX01
Read DAC data register
XX XX10
Read control register
00 1011
Read configuration register
01 0011
Read DAC gain calibration register
01 0111
Read DAC zero calibration register
X denotes don't care bits.
8.5.1.4 Stand-Alone Operation
SCLK can operate in either continuous or burst mode as long as the LATCH rising edge occurs after the
appropriate number of SCLK cycles. Providing more than or less than 24 SCLK cycles before the rising edge of
LATCH results in incorrect data being programmed into the device registers and incorrect data sent out on SDO.
The rising edge of SCLK that clocks in the MSB of the 24-bit input frame marks the beginning of the write cycle,
and data are written to the addressed registers on the rising edge of LATCH.
38
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
8.5.1.5 Daisy-Chain Operation
For systems that contain multiple DACx760s, use the SDO pin to daisy-chain several devices. This mode is
useful in reducing the number of serial interface lines in applications that use multiple SPI devices. Daisy-chain
mode is enabled by setting the DCEN bit of the control register to 1. By connecting the SDO of the first device to
the SDI input of the next device in the chain, a multiple-device interface is constructed, as Figure 90 illustrates.
C
B
A
SDI
SDO
SDO-C
SDI-C
SDO-B
SDI-B
SDO-B
SDI-A
LATCH
SCLK
Figure 90. Three DACx760s in Daisy-Chain Mode
Like stand-alone operation, the SPI daisy-chain write operation requires one frame, and the read requires two
frames. The rising edge of SCLK that clocks in the MSB of the input frame marks the beginning of the write
cycle. When the serial transfer to all devices is complete, LATCH is taken high. This action transfers the data
from the SPI shift registers to the device internal register of each DACx760 in the daisy-chain. However, the
number of clocks in each frame in this case depends on the number of devices in the daisy chain. For two
devices, each frame is 48 clocks; the first 24 clocks are for the second DAC and the next 24 bits are for the first
DAC. For a readback, the data are read from the two DACs in the following 48-bit frame; the first 24 clocks are
for the second DAC and the next 24 clocks are for the first DAC. The input data to the DACs during the second
frame can be another command or NOP. Similar to the two-device case described, for N devices, each frame is
N × 24 clocks, where N is the total number of DACx760s in the chain.
The serial clock can be a continuous or gated clock. A continuous SCLK source can only be used if LATCH is
taken high after the correct number of clock cycles. In gated clock mode, a burst clock containing the exact
number of clock cycles must be used and LATCH must be taken high after the final clock to latch the data.
8.6 Register Maps
8.6.1 DACx760 Commands and Register Map
Table 16 shows the available commands and registers on the DACx760 devices. No operation, read operation,
and watchdog timer refer to commands and are not explicit registers. For more information on these commands,
see Read Operation and Watchdog Timer. See DACx760 Register Descriptions for descriptions of all DACx760
registers.
Table 16. Command and Register Map
REGISTER /
COMMAND
DATA BITS (DB15:DB0)
READ/WRITE
ACCESS
15
14
13
12
Control
R/W
CLRSEL
OVR
REXT
OUTEN
Configuration
R/W
DAC Data
(2)
(3)
Status
R
(3)
IOUT
RANGE
X (1)
7
6
5
SRSTEP
DUAL
OUTEN
APD
Reser
ved
CALEN
4
3
SREN
DCEN
HARTE
N
CRCEN
2
1
0
RANGE
WDEN
WDPD
D15:D0
X
—
W
8
SRCLK
—
Reset
(1)
(2)
10:9
R/W
No operation (3)
Read Operation
11
X
READ ADDRESS
RESE
T
Reserved
CRCFLT
WD-FLT
I-FLT
SRON
T-FLT
X denotes don't care bits.
DAC8760 (16-bit version) shown. DAC7760 (12-bit version) contents are located in DB15:DB4.
For DAC7760, DB3:DB0 are don't care bits when writing and zeros when reading.
No operation, read operation, and watchdog timer are commands and not registers.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
39
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Register Maps (continued)
Table 16. Command and Register Map (continued)
REGISTER /
COMMAND
DAC Gain
Calibration
READ/WRITE
ACCESS
(2)
DAC Zero Calibration
(2)
Watchdog Timer
(3)
DATA BITS (DB15:DB0)
15
14
13
12
11
10:9
8
7
6
RW
G15:G0, unsigned
RW
Z15:Z0, signed
—
X
5
4
3
2
1
0
8.6.1.1 DACx760 Register Descriptions
8.6.1.1.1 Control Register
The DACx760 control register is written to at address 0x55. Table 17 shows the description for the control
register bits.
Table 17. Control Register 0x55
DATA BIT(S)
DEFAULT
DESCRIPTION
CLRSEL
0
VOUT clear value select bit.
When bit = 0, VOUT is 0 V in DAC Clear mode or after reset.
When bit = 1, VOUT is midscale in unipolar output and negative-full-scale in bipolar output
in DAC Clear mode or after reset.
DB14
OVR
0
Setting the bit increases the voltage output range by 10%.
DB13
REXT
0
External current setting resistor enable.
DB12
OUTEN
0
Output enable.
Bit = 1: Output is determined by RANGE bits.
Bit = 0: Output is disabled. IOUT and VOUT are Hi-Z.
DB11:DB8
SRCLK[3:0]
0000
Slew rate clock control. Ignored when bit SREN = 0
DB7:DB5
SRSTEP[2:0]
000
Slew rate step size control. Ignored when bit SREN = 0
DB15
DB4
NAME
SREN
0
Slew Rate Enable.
Bit = 1: Slew rate control is enabled, and the ramp speed of the output change is
determined by SRCLK and SRSTEP.
Bit = 0: Slew rate control is disabled. Bits SRCLK and SRSTEP are ignored. The output
changes to the new level immediately.
Daisy-chain enable.
DB3
DCEN
0
DB2:DB0
RANGE[2:0]
000
Output range bits.
8.6.1.1.2 Configuration Register
The DACx760 configuration register is written to at address 0x57. Table 18 summarizes the description for the
configuration register bits.
Table 18. Configuration Register 0x57
DATA BIT(S)
NAME
DB15:DB11
DESCRIPTION
0h
Reserved. User must not write any value other than zero to these bits.
DB10:DB9
IOUT RANGE
00
IOUT range. These bits are only used if both voltage and current outputs are
simultaneously enabled through bit 8 (DUAL OUTEN). The voltage output
range is still controlled by bits 2:0 of the Control Register (RANGE bits). The
current range is controlled by these bits and has similar behavior to
RANGE[1:0] when RANGE[2] = 1. However, unlike the RANGE bits, a change
to this field does not make the DAC data register go to its default value.
DB8
DUAL OUTEN
0
DAC dual output enable. This bit controls if the voltage and current outputs are
enabled simultaneously. Both are enabled when this bit is high. However, both
outputs are controlled by the same DAC data register.
0
Alternate power down. On power-up, +VSENSE is connected to the internal
VOUT amplifier inverting terminal. Diodes exist at this node to REFIN and
GND. Setting this bit connects this node to ground through a resistor. When
set, the equivalent resistance seen from +VSENSE to GND is 70 kΩ. This is
useful in applications where the VOUT and IOUT terminals are tied together.
0
Reserved. Do not write any value other than zero to these bits.
DB7
APD
DB6
40
DEFAULT
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Table 18. Configuration Register 0x57 (continued)
DATA BIT(S)
DB5
NAME
DEFAULT
CALEN
DESCRIPTION
0
User calibration enable. When user calibration is enabled, the DAC data are
adjusted according to the contents of the gain and zero calibration registers.
See User Calibration.
DB4
HARTEN
0
Enable interface through HART-IN pin (only valid for IOUT set to 4-mA to 20mA range through RANGE bits).
Bit = 1: HART signal is connected through internal resistor and modulates
output current.
Bit = 0: HART interface is disabled.
DB3
CRCEN
0
Enable frame error checking.
DB2
WDEN
0
Watchdog timer enable.
DB1:DB0
WDPD[1:0]
00
Watchdog timeout period.
8.6.1.1.3 DAC Registers
The DAC registers consist of a DAC data register (Table 19), a DAC gain calibration register (Table 20), and a
DAC zero calibration register (Table 21). User calibration as described in User Calibration is a feature that allows
for trimming the system gain and zero errors. Table 19 through Table 21 show the DAC8760, 16-bit version of
these registers. The DAC7760 (12-bit version) register contents are located in DB15:DB4. For DAC7760,
DB3:DB0 are don't care bits when writing and zeros when reading.
Table 19. DAC Data Register
DATA BITS
NAME
DEFAULT
DB15:DB0
D15:D0
0000h
DATA BITS
NAME
DEFAULT
DB15:DB0
G15:G0
0000h
DESCRIPTION
DAC data register. Format is unsigned straight binary.
Table 20. DAC Gain Calibration Register
DESCRIPTION
Voltage and current gain calibration register for user calibration. Format is
unsigned straight binary.
Table 21. DAC Zero Calibration Register
DATA BITS
NAME
DEFAULT
DESCRIPTION
DB15:DB0
Z15:Z0
0000h
Voltage and current zero calibration register for user calibration. Format is twos
complement.
8.6.1.1.4 Reset Register
The DACx760 reset register is written to at address 0x56. Table 22 provides the description.
Table 22. Reset Register 0x56
DATA BIT(S)
NAME
DB15:DB1
DB0
DEFAULT
0000h
RESET
0
DESCRIPTION
Reserved. Writing to these bits does not cause any change.
Software reset bit. Writing 1 to the bit performs a software reset to reset all
registers and the ALARM status to the respective power-on reset default value.
After reset completes the RESET bit clears itself.
8.6.1.1.5 Status Register
This read-only register consists of four ALARM status bits (CRC-FLT, WD-FLT, I-FLT, and T-FLT) and bit SR-ON
that shows the slew rate status.
The device continuously monitors the output and die temperature. When an alarm occurs, the corresponding
ALARM status bit is set (1). Whenever an ALARM status bit is set, it remains set until the event that caused it is
resolved. The ALARM bit can only be cleared by performing a software reset, or a power-on reset (by cycling
power), or having the error condition resolved. These bits are reasserted if the ALARM condition continues to
exist in the next monitoring cycle.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
41
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
The ALARM bit goes to 0 when the error condition is resolved.
Table 23. Status Register
DATA BIT(S)
NAME
DB15:DB5
42
DEFAULT
000h
DESCRIPTION
Reserved. Reading these bits returns 0.
DB4
CRC-FLT
0
Bit = 1 indicates CRC error on SPI frame.
Bit = 0 indicates normal operation.
DB3
WD-FLT
0
Bit = 1 indicates watchdog timer timeout.
Bit = 0 indicates normal operation.
DB2
I-FLT
0
Bit = 1 indicates Open Circuit or Compliance Voltage Violation in IOUT loading.
Bit = 0 indicates IOUT load is at normal condition.
DB1
SR-ON
0
Bit = 1 when DAC code is slewing as determined by SRCLK and SRSTEP.
Bit = 0 when DAC code is not slewing.
DB0
T-FLT
0
Bit = 1 indicates die temperature is over 142°C.
Bit = 0 indicates die temperature is not over 142°C.
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
9.1.1 Controlling the VOUT and IOUT Pins
This section describes how to control the VOUT and IOUT pins for three use cases:
9.1.1.1 VOUT and IOUT Pins are Independent Outputs, Never Simultaneously Enabled
In most applications, VOUT and IOUT are not connected together. In addition, only one is enabled at a time or
they are both powered down. In this configuration, bits 10 down to 7 of the Configuration Register must be set to
0000 (default value). Bits 2 down to 0 of the Control Register (RANGE bits) control VOUT and IOUT.
9.1.1.2 VOUT and IOUT Pins are Independent Outputs, Simultaneously Enabled
When VOUT and IOUT are independent outputs and simultaneously enabled, bit 8 of the Configuration Register
(DUAL OUTEN) must be set to 1. Bits 2 down to 0 of the Control Register (RANGE bits) control VOUT and bits
10 down to 9 of the Configuration Register (IOUT RANGE) control IOUT. Note that only one DAC code register
exists and therefore the voltage and current outputs are controlled by the same code. Note that changing the
RANGE bits at any time causes the DAC data register to be cleared based on the value of the CLR-SEL pin or
CLRSEL register bit and the new value of the RANGE bits.
9.1.1.3 VOUT and IOUT Pins are Tied Together, Never Simultaneously Enabled
When the VOUT and IOUT pins are tied together, bit 8 of the Configuration Register (DUAL OUTEN) must be set
to 0. Bits 2 down to 0 of the Control Register (RANGE) control VOUT and IOUT. Special consideration must be
paid to the +VSENSE pin in this case. When VOUT is disabled, the +VSENSE pin is connected to the internal
amplifier input through an internal 60-kΩ resistor as shown in Figure 83. This internal node has diode clamps to
REFIN and GND. Setting bit 6 of the Configuration Register (APD) forces this internal node to be tied to GND
through a 10-kΩ resistor, in effect, the +VSENSE pin is tied to GND through a 70-kΩ power-down resistor.
Figure 91 shows the leakage current into the +VSENSE pin for both settings of the APD bit.
300
AVDD = +24 V
AVSS = -12 V
Output disabled
Leakage Current (µA)
200
100
0
-100
-200
APD bit disabled
APD bit enabled
-300
-400
-12
-8
-4
0
4
8
12
16
+VSENSE Pin Voltage (V)
20
24
C002
Figure 91. +VSENSE Leakage Current vs Pin Voltage
Whether the APD bit is set or not set, the current output in this case incurs a gain error because the internal
resistor acts as a parallel load in addition to the external load. If this gain error is undesirable, it can be corrected
through the gain calibration register shown in Table 20. Another option is to use the application circuit in
Figure 92.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
43
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Application Information (continued)
IOUT
+
+VSENSE
±
VOUT
DACx760
±VSENSE
GND
Copyright © 2016, Texas Instruments Incorporated
Figure 92. VOUT and IOUT Tied Together to One Terminal
The buffer amplifier prevents leakage through the internal 60-kΩ resistor in current output mode and does not
allow it to be seen as a parallel load. The VOUT pin is in high impedance mode in this case and allows minimal
leakage current. Note that the offset of the external amplifier adds to the overall VOUT offset error and any
potential phase shift from the external amplifier can cause VOUT stability issues.
9.1.2 Implementing HART in All Current Output Modes
If it is desirable to implement HART irrespective of the RANGE bit settings, there are two ways to do this.
9.1.2.1 Using CAP2 Pin on VQFN Package
The first method of implementing HART is to couple the signal through the CAP2 pin, as conceptualized in
Figure 93. Note that this pin is only available in the 40-pin VQFN package.
C1
C2
HART FSK Input
CAP1
CAP2
AVDD
R2
R3
BOOST
T2
í
+
12-/16-BitBa_
DACBa_
+
A2
12.5 k
T1
IOUT
A1
í
RSET
GND
Figure 93. Implementing HART on IOUT Using the CAP2 Pin
In Figure 93, R3 is nominally 40 Ω, and R2 is dependent on the current output range (set by the RANGE bits) as
described below:
• 4-mA to 20-mA range: R2 = 2.4 kΩ typical
• 0-mA to 20-mA range: R2 = 3 kΩ typical
• 0-mA to 24-mA range: R2 = 3.6 kΩ typical
The purpose of the 12.5-kΩ resistor is to create a filter when CAP1 and CAP2 are used.
44
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Application Information (continued)
To insert the external HART signal on the CAP2 pin, an external ac-coupling capacitor is typically connected to
CAP2. The high-pass filter 3-dB frequency would be determined by the resistive impedance looking into CAP2
(R2 + 12.5 kΩ) and the coupling capacitor value. The 3-dB frequency would be 1 /(2 × π × [R2 + 12.5 kΩ] ×
[Coupling Cap Value]).
After the input HART frequency is greater than the 3-dB frequency, the ac signal is seen at the plus input of
amplifier A2 and would therefore be seen across the 40-Ω resistor. To generate a 1-mA signal on the output
would therefore require a 40-mV peak-to-peak signal on CAP2. Because most HART modems do not output a
40-mV signal, a capacitive divider is used in the above circuit to attenuate the FSK signal from the modem. In the
above circuit, the high-pass cutoff frequency would be 1 / (2 × π × [R2+12.5 kΩ] × [C1 + C2]). There is one
disadvantage of this approach: if the AVDD supply was not clean, any ripple on it could couple into the part.
9.1.2.2 Using the ISET-R Pin
The second method to implement HART is to couple the HART signal through the ISET-R pin when IOUT is
operated using an external RSET resistor. The FSK signal from the modem is ac coupled into the pin through a
series combination of Rin and Cin as shown in Figure 94.
HART-IN
(ON Only in 4-mA
to 20-mA Range)
CAP1
CAP2
AVDD
S1
R3
HART Signal
Conditioning
R2
A2
R1
+
T2
IOUT
A1
+
DAC
Cin Rin
T1
ISET-R
HART SIGNAL
RSET
15 NŸ
Figure 94. Implementing HART With the ISET-R pin
The magnitude of the ac current output is calculated as (VHART × k) / Rin, where k is a constant that represents
the gain transfer function from the ISET-R pin to the IOUT pin and depends on the selected current output range
as follows: k = 60 for the 4-mA to 20-mA range, 75 for the 0-mA to 20-mA range, and 90 for the 0-mA to 24-mA
range. The series input resistor and capacitor form a high-pass filter at the ISET-R pin and Cin must be selected
to make sure that all signals in the HART extended-frequency band pass through unattenuated.
9.1.3 Short-Circuit Current Limiting
The DACx760 voltage output includes an internal circuit to typically regulate the load current to about 30 mA.
However, this parameter is not production tested or trimmed. Optionally, users can use an external current
limiting circuit on VOUT. However, if the VOUT, IOUT and +VSENSE pins are tied together, this circuit must be
placed in the VOUT path before it is tied together to the other pins at the common terminal. The nature of the
current-limiting circuit depends on the application and load. An example of a unidirectional current limiter is
shown in Figure 95.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
45
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Application Information (continued)
R2
R3
VIN
D1
Q1
R1
VOUT
Q2
R4
Figure 95. Unidirectional Current Limiter Circuit
Under normal operation, most current in this circuit flows through Q1 and into R3. As current increases through
R3, so does the voltage drop across R3, which increases the base-emitter voltage of Q2. Eventually the baseemitter voltage of Q2 becomes high enough to turn on Q2, which turns off Q1 and reduce the current that can
pass from VIN to VOUT. The value of R3 sets the current limit. Note that this is a very simple example and only
applies for sourcing current into a resistive load. For cases involving both sourcing and sinking current as well as
nonresistive loads, more complex circuits are required to achieve bidirectional current limiting.
46
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
9.2 Typical Application
9.2.1 Voltage and Current Output Driver for Factory Automation and Control, EMC and EMI Protected
Field
Connections
Isolation
Barrier
+15 V
+18 V
TPS7A49
TPS54062
+24-V Field Supply Input
Field GND
±15 V
TPS7A30
±18 V
±15 V
+15 V
100 pF
0.1 F
0.1 F
0.1 F
0.1 F
100 pF
0.1 F
0.1 F
10 NŸ
VDD
VCC1
DVDD-EN
VCC2
GPIO
OUTC
GPIO
INA
ISO7631FC OUTA
/CS
INB
OUTB
INC
AVSS
DVDD
AVDD
15 Ÿ
+VSENSE
ALARM
+15V
CMP
CLR
1 nF
GND1
VOUT
LATCH
Ferrite Bead
GND2
±VSENSE
CLR-SEL
Digital Controller
15 Ÿ
DACx760
0.1 F
15-V
Bidirectional
TVS
100 nF
15-V
Bidirectional
TVS
100 nF
Voltage Output:
0 V to 5 V,
0 V to 10 V,
±5 V,
±10 V
±15V
0.1 F
VCC1
VCC2
INC
SDO
INA
ISO7631FC OUTA
SDIN
INB
OUTB
SCLK
MISO
OUTC
MOSI
SCLK
+15 V
GND
GND1
GND2
15 Ÿ
IOUT
HART-IN
GND
REFIN
REFOUT
Current Output:
0 mA to 20 mA,
4 mA to 20 mA,
0 mA to 24 mA
22 nF
HART Signal
FSK 1200 Hz to
2200 Hz
0.1 F
±15 V
Copyright © 2016, Texas Instruments Incorporated
Figure 96. DACx760 in an Analog Output (AO) Module
9.2.1.1 Design Requirements
Analog I/O modules are used by programmable logic controllers (PLCs) and distributed control systems (DCSs)
to interface to sensors, actuators, and other field instruments. These modules must meet stringent electrical
specifications for both performance as well as protection. These outputs are typically current loops based on the
4-mA to 20-mA range and derivatives or voltage outputs ranging from 0 V to 5 V, 0 V to 10 V, ±5 V, and ±10 V.
Common error budgets accommodate 0.1% full-scale range total unadjusted error (% FSR TUE) at room
temperature. Designs that desire stronger accuracy over temperature frequently implement calibration. Often
times the PLC back-plane provides access to a 12-V to 36-V analog supply from which a majority of supply
voltages are derived.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
47
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
Typical Application (continued)
9.2.1.2 Detailed Design Procedure
15 V
RA
RB
15 V
A2
+
15 V
+
5V
CS
DIN
AVDD
Q1
Q2
-15 V
A1
IOUT
-15 V
RSET
SCLK
GND
VREFIN/
LDAC
GND VREFOUT
15 V
+
RG1
RG2
VOUT
A3
-15 V
RFB
Copyright © 2016, Texas Instruments Incorporated
Figure 97. Generic Design for Typical PLC Current and Voltage Outputs
Figure 97 illustrates a common generic solution for realizing these desired voltage and current output spans.
The current output circuit is comprised of amplifiers A1 and A2, MOSFETs Q1 and Q1, and the three resistors
RSET, RA, and RB. This two-stage current source enables the ground-referenced DAC output voltage to drive the
high-side amplifier required for the current-source.
The voltage output circuit is composed of amplifier A3 and the resistor network consisting of RFB, RG1, and RG2.
A3 operates as a modified summing amplifier, where the DAC controls the noninverting input and the inverting
input has one path to GND and a second to VREF. This configuration allows the single-ended DAC to create both
the unipolar 0-V to 5-V and 0-V to 10-V outputs and the bipolar ±5-V and ±10-V outputs by modifying the values
of RG1 and RG2.
Figure 96 generates clean ±15-V supplies using a synchronous step-down regulator (TPS54062) and two highvoltage, ultra-low noise, linear regulators (TPS7A49 and TPS7A30). A field supply terminal is shown instead of
the more common use case of a back-plane supply. The design uses two triple channel isolators (ISO7631FC) to
provide galvanic isolation for the digital lines to communicate to the main controller. Note that these isolators can
be driven by the internally-generated supply (DVDD) from the DACx760 to save components and cost. The
DACx760 supplies up to 10 mA that meets the supply requirements of the two isolators running at up to 10
Mbps. Note that additional cost savings are possible if noncritical digital signals such as CLR and ALARM are
tied to GND or left unconnected. Finally, a protection scheme with transient voltage suppressors and other
components is placed on all pins which connect to the field.
The protection circuitry is designed to provide immunity to the IEC61000-4 test suite which includes system-level
industrial transient tests. The protection circuit includes transient voltage suppressor (TVS) diodes, clamp-to-rail
steering diodes, and pass elements in the form of resistors and ferrite beads. For more detail about selecting
these components, see TIPD153.
9.2.1.3 Application Curves
The current output circuit was measured in 0-mA to 24-mA mode using an 8.5 digit digital multi-meter to measure
the output while driving a 300-Ω load at 25°C. The measured results are shown in Figure 98. The voltage output
circuit was measured in ±10-V mode using an 8.5 digit digital multi-meter to measure the output while driving a 1kΩ load at 25°C. The measured results are shown in Figure 99. In both cases, the voltage and current outputs
remain within the specified performance of the data sheet.
48
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
Typical Application (continued)
0.02
0
0.015
-0.005
0.01
-0.01
Output TUE (%FSR)
Output TUE (%FSR)
The design was also exposed to IEC61000-4 electrostatic discharge, electrically fast transient, conducted
immunity, and radiated immunity tests on both the current and voltage outputs. During each of these tests a 6.5
digit digital multi-meter, set in fast 5.5 digit acquisition mode, was used to monitor the outputs. Complete data
sets for the voltage and current outputs during these tests are available in TIPD153.
0.005
0
-0.005
-0.01
-0.015
-0.015
-0.02
-0.025
-0.03
-0.035
-0.02
0
16384
32768
DAC Input Code
49152
65536
D001
-0.04
-0.045
0
Figure 98. Voltage Output TUE Versus Code
16384
32768
DAC Input Code
49152
65536
D002
Figure 99. Current Output TUE Versus Code
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
49
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
10 Power Supply Recommendations
The DACx760 family can operate within the specified single-supply range of 10 V to 36 V applied to the AVDD
pin or the specified dual-supply range of 10 V to 18 V applied to AVDD and 0 V to –18 V on AVSS or any
subsequent combination that does not exceed the maximum difference of 36 V between AVDD and AVSS. The
digital supply, DVDD, can operate within the specified supply range of 2.7 V to 5.5 V or be powered by the
internal 4.6-V LDO. Switching power supplies and DC/DC converters often have high-frequency glitches or
spikes riding on the output voltage. In addition, digital components can create similar high frequency spikes. This
noise can be easily coupled into the DAC output voltage or current through various paths between the power
connections and analog output. To further reduce noise, TI recommends including bulk and local decoupling
capacitors. The current consumption on the AVDD and AVSS pins, the short-circuit current limit for the voltage
output, and current ranges for the current output, are listed in Electrical Characteristics. The power supply must
meet the requirements listed in Electrical Characteristics.
11 Layout
11.1 Layout Guidelines
To maximize the performance of the DACx760 in any application, good layout practices and proper circuit design
must be followed. A few recommendations specific to the DACx760 are:
1. As is seen in Figure 93, CAP2 is directly connected to the input of the final IOUT amplifier. Any noise or
unwanted ac signal routed near the CAP1 and/or CAP2 pins could capacitively couple onto internal nodes
and affect IOUT. Therefore, with the QFN package, it is important to avoid routing any digital or HART signal
trace over the CAP1 and CAP2 traces.
2. The thermal PAD must be connected to the lowest potential in the system.
3. The +VSENSE connection must be a low-impedance trace connected close to the point of load.
4. AVDD and AVSS must have decoupling capacitors local to the respective pins.
5. The reference capacitor must be placed close to the reference input pin.
6. Avoid routing switching signals near the reference input.
7. For designs that include protection circuits:
(a) Place diversion elements, such as TVS diodes or capacitors, close to off-board connectors to make sure
that return current from high-energy transients does not cause damage to sensitive devices.
(b) Use large, wide traces to provide a low-impedance path to divert high-energy transients away from I/O
terminals.
50
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
DAC7760, DAC8760
www.ti.com
SBAS528B – JUNE 2013 – REVISED JUNE 2016
11.2 Layout Example
GND
AVSS
AVDD
Analog Supply Decoupling
BOOST Configuration
(Optional)
CMP CAP
(Optional)
CAP1 / CAP2
(Optional)
Digital Supply
Decoupling
Analog Supply
Decoupling
Digital I/O
External RSET
(Optional)
Figure 100. DACx760 Layout Example
11.3 Thermal Considerations
The DACx760 is designed for a maximum junction temperature of +150°C. In cases where the maximum AVDD
is driving maximum current into ground, this could be exceeded. Use the following equation, from the Absolute
Maximum Ratings, to determine the maximum junction temperature that can be reached:
Power Dissipation = (TJmax – TA)/θJA
where
•
•
•
TJmax = 150°C
TA is the ambient temperature
θJA is the package dependent junction-to-ambient thermal resistance, which is found in Thermal Information (8)
The power dissipation can be calculated by multiplying all the supply voltages with the currents supplied, which is
found in the Power Requirements subsection of Electrical Characteristics.
Consider an example: IOUT is enabled, supplying 24 mA into GND with a 25°C ambient temperature, AVDD of
24 V, AVSS is tied to GND and DVDD is generated internally. From the specifications table, the maximum value
of AIDD = 3 mA when IOUT is enabled and DAC code = 0x0000. Also, the maximum value of DIDD = 1 mA.
Accordingly, the worst case power dissipation is 24 V × (24 mA + 3 mA + 1 mA) = 672 mW. Using the RθJA value
for the TSSOP package, we get TJmax = 25°C + (32.3 × 0.672)°C = 46.7°C. At 85°C ambient temperature, the
corresponding value of TJmax is 106.7°C. Using this type of analysis, the system designer can both specify and
design for the equipment operating conditions. Note that the thermal pad in both packages is recommended to
be connected to a copper plane for enhanced thermal performance.
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
Submit Documentation Feedback
51
DAC7760, DAC8760
SBAS528B – JUNE 2013 – REVISED JUNE 2016
www.ti.com
12 Device and Documentation Support
12.1 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to sample or buy.
Table 24. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
DAC7760
Click here
Click here
Click here
Click here
Click here
DAC8760
Click here
Click here
Click here
Click here
Click here
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
12.3 Community Resource
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.4 Trademarks
E2E is a trademark of Texas Instruments.
HART is a registered trademark of HART Communication Foundation.
SPI, QSPI are trademarks of Motorola, Inc.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
52
Submit Documentation Feedback
Copyright © 2013–2016, Texas Instruments Incorporated
Product Folder Links: DAC7760 DAC8760
PACKAGE OPTION ADDENDUM
www.ti.com
10-Jun-2016
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
DAC7760IPWP
ACTIVE
HTSSOP
PWP
24
60
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
-40 to 125
DAC7760
DAC7760IPWPR
ACTIVE
HTSSOP
PWP
24
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
-40 to 125
DAC7760
DAC7760IRHAR
ACTIVE
VQFN
RHA
40
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
-40 to 125
DAC7760
DAC7760IRHAT
ACTIVE
VQFN
RHA
40
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
-40 to 125
DAC7760
DAC8760IPWP
ACTIVE
HTSSOP
PWP
24
60
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
-40 to 125
DAC8760
DAC8760IPWPR
ACTIVE
HTSSOP
PWP
24
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
-40 to 125
DAC8760
DAC8760IRHAR
ACTIVE
VQFN
RHA
40
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
-40 to 125
DAC8760
DAC8760IRHAT
ACTIVE
VQFN
RHA
40
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-3-260C-168 HR
-40 to 125
DAC8760
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Addendum-Page 1
Samples
PACKAGE OPTION ADDENDUM
www.ti.com
(4)
10-Jun-2016
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
28-Jan-2016
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
DAC7760IPWPR
HTSSOP
PWP
24
2000
330.0
16.4
DAC7760IRHAR
VQFN
RHA
40
2500
330.0
DAC7760IRHAT
VQFN
RHA
40
250
180.0
DAC8760IPWPR
HTSSOP
PWP
24
2000
DAC8760IRHAR
VQFN
RHA
40
DAC8760IRHAT
VQFN
RHA
40
6.95
8.3
1.6
8.0
16.0
Q1
16.4
6.3
6.3
1.1
12.0
16.0
Q2
16.4
6.3
6.3
1.1
12.0
16.0
Q2
330.0
16.4
6.95
8.3
1.6
8.0
16.0
Q1
2500
330.0
16.4
6.3
6.3
1.1
12.0
16.0
Q2
250
180.0
16.4
6.3
6.3
1.1
12.0
16.0
Q2
Pack Materials-Page 1
W
Pin1
(mm) Quadrant
PACKAGE MATERIALS INFORMATION
www.ti.com
28-Jan-2016
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
DAC7760IPWPR
HTSSOP
PWP
24
2000
367.0
367.0
38.0
DAC7760IRHAR
VQFN
RHA
40
2500
367.0
367.0
38.0
DAC7760IRHAT
VQFN
RHA
40
250
210.0
185.0
35.0
DAC8760IPWPR
HTSSOP
PWP
24
2000
367.0
367.0
38.0
DAC8760IRHAR
VQFN
RHA
40
2500
367.0
367.0
38.0
DAC8760IRHAT
VQFN
RHA
40
250
210.0
185.0
35.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated