IDT ACS422D67TAGYYX Portable consumer codec Datasheet

DATASHEET
PORTABLE CONSUMER CODEC
ACS422x67
LOW-POWER, HIGH-FIDELITY INTEGRATED CODEC
The ACS422x67 is a low-power, high-fidelity integrated
CODEC targeted at portable applications such as tablet
computers, personal navigation devices, portable projectors and speaker docks.
In addition to a high-fidelity
low-power CODEC, the device integrates a stereo DDXTM
Class D speaker amplifier and a true cap-less headphone
amplifier. Beyond high-fidelity for portable systems, the
device offers an enriched “audio presence” through built-in
audio processing capability.
FEATURES
TARGET APPLICATIONS
•
•
Tablet Computers
•
Portable Navigation Devices
•
Personal Media Players
•
Portable Projectors
•
Speaker Docks
•
High fidelity 24-bit stereo CODEC
•
•
•
Built in audio controls and processing
•
•
•
•
3D stereo enhancement
Dual (cascaded) stereo 6-band parametric equalizers
Programmable Compressor/Limiter/Expander
Psychoacoustic Bass and Treble enhancement
processing
Filterless Stereo DDXTM Class D
Speaker Driver
•
•
•
•
•
•
DAC 102dB SNR; THD+N better than -82dB
ADC 90dB SNR, THD + N better than -80dB
1W/channel (8) or 2W/channel
(4), 0.05% THD+N typical
Tri-state DDXTM Class D achieves low EMI and high
efficiency
>80% efficiency at 1W
Spread spectrum support for reduced EMI output power
mode
Anti-Pop circuitry
On-chip true cap-less headphone driver
•
•
•
35 mW output power (16)
Charge-pump allows true ground centered outputs
SNR of 102dB
•
I2S data interface
•
Microphone/line-in interface
•
•
•
Analog microphone or line-in inputs
Digital microphone (ACS422D67)
Automatic level control
•
On-chip low-jitter PLL for audio timing
•
Supports an external MCLK or XTAL
•
Optimized for frequencies of 11.2896MHz or 12.288MHz
•
Buffered reference frequency output
•
Low power with built in power management
•
•
•
1.7 V CODEC supports 1Vrms
Very low standby and no-signal power consumption
1.8V digital / 1.7V analog supply for low power
•
2-wire (I2C compatible) control interface
•
68-pin dual row 6x6 mm TLA package
DDXTM and the DDX logo are trademarks of Apogee Technology.
1
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
TABLE OF CONTENTS
1. OVERVIEW ................................................................................................................................ 8
1.1. Block Diagrams ..................................................................................................................................8
1.2. Audio Outputs ....................................................................................................................................8
1.3. Audio Inputs .......................................................................................................................................9
2. POWER MANAGEMENT ........................................................................................................ 10
2.1. Control Registers .............................................................................................................................10
2.2. Stopping the Master Clock ...............................................................................................................11
3. OUTPUT AUDIO PROCESSING ............................................................................................. 12
3.1. DC Removal ....................................................................................................................................12
3.2. Volume Control ................................................................................................................................13
3.3. Digital DAC Volume Control .............................................................................................................14
3.4. Parametric Equalizer .......................................................................................................................14
3.4.1. Prescaler & Equalizer Filter ...............................................................................................15
3.4.2. EQ Registers ......................................................................................................................16
3.4.3. Equalizer, Bass, Treble Coefficient & Equalizer Prescaler RAM .......................................17
3.5. Gain and Dynamic Range Control ...................................................................................................20
3.6. Limiter ..............................................................................................................................................21
3.7. Compressor .....................................................................................................................................21
3.7.1. Configuration ......................................................................................................................22
3.7.2. Controlling parameters .......................................................................................................23
3.7.3. Overview ............................................................................................................................23
3.7.4. Limiter/Compressor Registers ............................................................................................25
3.7.5. Expander Registers ...........................................................................................................27
3.8. Output Effects ..................................................................................................................................28
3.9. Stereo Depth (3-D) Enhancement ...................................................................................................28
3.10. Psychoacoustic Bass Enhancement ..............................................................................................29
3.11. Treble Enhancement .....................................................................................................................30
3.12. Mute and De-Emphasis .................................................................................................................31
3.13. Mono Operation and Phase Inversion ...........................................................................................31
3.13.1. DAC Control Register .....................................................................................................31
3.13.2. Interpolation and Filtering ................................................................................................32
3.14. Analog Outputs ..............................................................................................................................33
3.14.1. Headphone Output ...........................................................................................................33
3.14.2. Speaker Outputs ..............................................................................................................34
3.14.3. DDXTMClass D Audio Processing ....................................................................................34
3.15. Other Output Capabilities ..............................................................................................................39
3.15.1. Audio Output Control .......................................................................................................40
3.15.2. Headphone Switch ...........................................................................................................40
3.15.3. Headphone Operation ......................................................................................................41
3.15.4. EQ Operation ...................................................................................................................41
3.16. Thermal Shutdown .........................................................................................................................42
3.16.1. Algorithm description: ......................................................................................................42
3.16.2. Thermal Trip Points. .........................................................................................................42
3.16.3. Temperature Limit State Diagram: ...................................................................................43
3.16.4. Instant Cut Mode ..............................................................................................................43
3.16.5. Short Circuit Protection ....................................................................................................44
3.16.6. Thermal Shutdown Registers ...........................................................................................44
4. INPUT AUDIO PROCESSING ................................................................................................. 47
4.1. Analog Inputs ...................................................................................................................................47
4.1.1. Input Registers ...................................................................................................................48
4.2. Mono Mixing and Output Configuration ...........................................................................................48
4.2.1. ADC Registers ...................................................................................................................49
4.3. Microphone Bias ..............................................................................................................................50
4.3.1. Microphone Bias Control Register .....................................................................................50
4.4. Programmable Gain Control ............................................................................................................50
4.4.1. Input PGA Software Control Register. ...............................................................................51
4.5. ADC Digital Filter .............................................................................................................................51
2
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.5.1. ADC Signal Path Control Register .....................................................................................53
4.5.2. ADC High Pass Filter Enable modes .................................................................................53
4.6. Digital ADC Volume Control .............................................................................................................53
4.6.1. ADC Digital Registers ........................................................................................................54
4.7. Automatic Level Control (ALC) ........................................................................................................54
4.7.1. ALC Operation ..................................................................................................................54
4.7.2. ALC Registers ....................................................................................................................56
4.7.3. Peak Limiter .......................................................................................................................57
4.7.4. Input Threshold ..................................................................................................................57
4.8. Digital Microphone Support .............................................................................................................57
4.8.1. DMIC Register ...................................................................................................................60
5. DIGITAL AUDIO AND CONTROL INTERFACES ................................................................... 61
5.1. Data Interface ..................................................................................................................................61
5.2. Master and Slave Mode Operation ..................................................................................................61
5.3. Audio Data Formats .........................................................................................................................62
5.4. Left Justified Audio Interface ...........................................................................................................62
5.5. Right Justified Audio Interface (assuming n-bit word length) ...........................................................62
5.6. I2S Format Audio Interface ..............................................................................................................63
5.7. Data Interface Registers ..................................................................................................................63
5.7.1. Audio Data Format Control Register ..................................................................................63
5.7.2. Audio Interface Output Tri-state .........................................................................................64
5.7.3. Audio Interface Bit Clock and LR Clock configuration ........................................................64
5.7.4. Bit Clock and LR Clock Mode Selection ............................................................................65
5.7.5. ADC Output Pin State ........................................................................................................66
5.7.6. Audio Interface Control 3 Register .....................................................................................66
5.8. Bit Clock Mode .................................................................................................................................66
5.9. Control Interface ..............................................................................................................................67
5.9.1. Register Write Cycle ..........................................................................................................67
5.9.2. Multiple Write Cycle ...........................................................................................................68
5.9.3. Register Read Cycle ..........................................................................................................68
5.9.4. Multiple Read Cycle ...........................................................................................................69
5.9.5. Device Addressing and Identification .................................................................................69
6. AUDIO CLOCK GENERATION ............................................................................................... 71
6.1. Internal Clock Generation ................................................................................................................71
6.1.1. Audio Master Clock (ACLK) ...............................................................................................71
6.1.2. External MCLK or XTAL .....................................................................................................71
6.2. ACLK Clocking and Sample Rates ..................................................................................................71
6.3. DAC/ADC Modulator Rate Control ...................................................................................................73
7. CHARACTERISTICS ............................................................................................................... 74
7.1. Electrical Specifications ...................................................................................................................74
7.1.1. Absolute Maximum Ratings ...............................................................................................74
7.1.2. Recommended Operating Conditions ................................................................................74
7.2. Device Characteristics .....................................................................................................................75
7.3. Typical Power Consumption ............................................................................................................77
7.4. Low Power Mode Power Consumption ............................................................................................77
8. REGISTER MAP ...................................................................................................................... 78
9. PIN INFORMATION ................................................................................................................. 80
9.1. ACS422A67 Pin Diagram ................................................................................................................80
9.2. ACS422D687 Pin Diagram ..............................................................................................................81
9.3. Pin Tables .......................................................................................................................................82
9.3.1. Power Pins .........................................................................................................................82
9.3.2. Reference Pins ..................................................................................................................82
9.3.3. Analog Input Pins ...............................................................................................................83
9.3.4. Analog Output Pins ............................................................................................................83
9.3.5. Data and Control Pins ........................................................................................................83
9.3.6. Clock Pins ..........................................................................................................................84
10. PACKAGE INFORMATION ................................................................................................... 85
10.1. Package Drawing ...........................................................................................................................85
10.2. Pb Free Process- Package Classification Reflow Temperatures ..................................................85
3
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
11. APPLICATION INFORMATION ............................................................................................ 86
12. ORDERING INFORMATION ................................................................................................. 86
13. DISCLAIMER ......................................................................................................................... 86
14. DOCUMENT REVISION HISTORY ....................................................................................... 87
4
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
LIST OF FIGURES
Figure 1. Block Diagram ...................................................................................................................................8
Figure 2. Output Audio Processing ................................................................................................................12
Figure 3. Prescaler & EQ Filters ....................................................................................................................15
Figure 4. 6-Tap IIR Equalizer Filter ................................................................................................................15
Figure 5. DAC Coefficient RAM Write Sequence ...........................................................................................17
Figure 6. DAC Coefficient RAM Read Sequence ...........................................................................................18
Figure 7. Gain Compressor, Output vs Input .................................................................................................21
Figure 8. Compressor block diagram .............................................................................................................23
Figure 9. 3-D Channel Inversion ....................................................................................................................29
Figure 10. Bass Enhancement .......................................................................................................................29
Figure 11. Treble Enhancement ....................................................................................................................30
Figure 12. Interpolation and Filtering .............................................................................................................32
Figure 13. Constant Output Power Error ........................................................................................................36
Figure 14. Constant Output Power nominal and high/low ..............................................................................36
Figure 15. Temp sense volume adjustment algorithm ...................................................................................43
Figure 16. Input Audio Processing .................................................................................................................47
Figure 17. Mic Bias ........................................................................................................................................50
Figure 18. ADC Filter Data path .....................................................................................................................51
Figure 19. ADC Input processing ...................................................................................................................52
Figure 20. ALC Operation ..............................................................................................................................54
Figure 21. Single Digital Microphone (data is ported to both left and right channels) ....................................59
Figure 22. Stereo Digital Microphone Configuration ......................................................................................60
Figure 23. Master mode .................................................................................................................................61
Figure 24. Slave mode ...................................................................................................................................61
Figure 25. Left Justified Audio Interface (assuming n-bit word length) ..........................................................62
Figure 26. Right Justified Audio Interface (assuming n-bit word length) ........................................................62
Figure 27. I2S Justified Audio Interface (assuming n-bit word length) ...........................................................63
Figure 28. Bit Clock mode ..............................................................................................................................67
Figure 29. 2-Wire Serial Control Interface ......................................................................................................68
Figure 30. Multiple Write Cycle ......................................................................................................................68
Figure 31. Read Cycle ...................................................................................................................................69
Figure 32. Multiple Read Cycle ......................................................................................................................69
Figure 33. ACS422A67 Pinout .......................................................................................................................80
Figure 34. ACS422D67 Pinout .......................................................................................................................81
Figure 35. Package Outline ...........................................................................................................................85
5
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V0.8 04/11
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
LIST OF TABLES
Table 1. Power Management Register 1 ........................................................................................................10
Table 2. Power Management Register 2 ........................................................................................................10
Table 3. Power Management Register1 -- Master Clock Disable ..................................................................11
Table 4. DC_COEF_SEL Register .................................................................................................................12
Table 6. Volume Update Control Register .....................................................................................................13
Table 5. CONFIG0 Register ...........................................................................................................................13
Table 7. Gain Control Register .......................................................................................................................14
Table 8. DAC Volume Control Registers ........................................................................................................14
Table 9. CONFIG1 Register ...........................................................................................................................16
Table 10. DACCRAM Read/Write Registers .................................................................................................16
Table 11. DACCRAM Address Register ........................................................................................................17
Table 12. DACCRAM Status Register ...........................................................................................................17
Table 13. DACCRAM EQ Addresses .............................................................................................................19
Table 14. DACCRAM Bass/Treble Addresses ...............................................................................................20
Table 15. CLECTL Register ...........................................................................................................................25
Table 16. MUGAIN Register ..........................................................................................................................25
Table 17. COMPTH Register .........................................................................................................................26
Table 18. CMPRAT Register ..........................................................................................................................26
Table 19. CATKTCL Register ........................................................................................................................26
Table 20. CATKTCH Register ........................................................................................................................26
Table 21. CRELTCL Register ........................................................................................................................26
Table 22. CRELTCH Register ........................................................................................................................26
Table 23. LIMTH Register ..............................................................................................................................26
Table 24. LIMTGT Register ............................................................................................................................27
Table 25. LATKTCL Register .........................................................................................................................27
Table 26. LATKTCH Register ........................................................................................................................27
Table 27. LRELTCL Register .........................................................................................................................27
Table 28. LRELTCH Register ........................................................................................................................27
Table 29. EXPTH Register .............................................................................................................................27
Table 30. EXPRAT Register ..........................................................................................................................27
Table 31. XATKTCL Register .........................................................................................................................28
Table 32. XATKTCH Register ........................................................................................................................28
Table 33. XRELTCL Register .........................................................................................................................28
Table 34. XRELTCH Register ........................................................................................................................28
Table 35. FX Control Register ........................................................................................................................28
Table 36. CNVRTR1 Register ........................................................................................................................31
Table 37. HPVOL L/R Registers ....................................................................................................................33
Table 38. SPKVOL L/R Registers ..................................................................................................................34
Table 39. Constant Output Power 1 Register ................................................................................................37
Table 40. Constant Output Power 2 Register ................................................................................................37
Table 41. Constant Output Power 3 Register ................................................................................................38
Table 42. CONFIG0 Register .........................................................................................................................38
Table 43. PWM0 Register ..............................................................................................................................38
Table 44. PWM1 Register ..............................................................................................................................39
Table 45. PWM2 Register ..............................................................................................................................39
Table 46. PWM3 Register ..............................................................................................................................39
Table 47. Power Management 2 Register ......................................................................................................40
Table 48. Additional Control Register ............................................................................................................41
Table 49. Headphone Operation ....................................................................................................................41
Table 50. EQ Operation .................................................................................................................................41
Table 51. Additional Control Register ............................................................................................................44
Table 52. THERMTS Register .......................................................................................................................45
Table 53. THERMTSPKR1 Register ..............................................................................................................46
Table 54. THERMTSPKR2 Register ..............................................................................................................46
Table 55. Input Software Control Register .....................................................................................................48
Table 56. INMODE Register ..........................................................................................................................49
Table 57. CNVRTR0 Register ........................................................................................................................49
Table 58. AIC2 Register .................................................................................................................................49
6
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V0.8 04/11
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Table 59. Power Management 1 Register - Mic Bias Enable .........................................................................50
Table 60. INVOL L&R Registers ....................................................................................................................51
Table 61. CNVRTR0 Register ........................................................................................................................53
Table 62. ADC HPF Enable ...........................................................................................................................53
Table 63. L/R ADC Digital Volume Registers .................................................................................................54
Table 64. ALC Control Registers ...................................................................................................................56
Table 65. NGATE Register ............................................................................................................................57
Table 66. DMIC Clock ....................................................................................................................................58
Table 67. Valid Digital Mic Configurations .....................................................................................................59
Table 68. DMICCTL Register .........................................................................................................................60
Table 69. AIC1 Register .................................................................................................................................63
Table 70. AIC2 Register .................................................................................................................................64
Table 71. Bit Clock and LR Clock Mode Selection .........................................................................................65
Table 72. ADC Data Output pin state ............................................................................................................66
Table 73. AIC3 Register .................................................................................................................................66
Table 74. Master Mode BCLK Frequency Control Register ...........................................................................67
Table 75. DEVADRl Register .........................................................................................................................69
Table 76. DEVID H&L Registers ....................................................................................................................70
Table 77. REVID Register ..............................................................................................................................70
Table 78. RESET Register .............................................................................................................................70
Table 79. ADCSR Register ............................................................................................................................71
Table 80. DACSR Register ............................................................................................................................72
Table 81. ACLK and Sample Rates ...............................................................................................................72
Table 82. CONFIG0 Register .........................................................................................................................73
Table 83. SDM Rates .....................................................................................................................................73
Table 84. Electrical Specification: Maximum Ratings ....................................................................................74
Table 85. Recommended Operating Conditions ............................................................................................74
Table 86. Device Characteristics ...................................................................................................................75
Table 87. Typical Power Consumption ..........................................................................................................77
Table 88. Low power mode power consumption ............................................................................................77
Table 89. Register Map ..................................................................................................................................78
Table 90. Power Pins ....................................................................................................................................82
Table 91. Reference Pins ..............................................................................................................................82
Table 92. Analog Input Pins ...........................................................................................................................83
Table 93. Analog Output Pins ........................................................................................................................83
Table 94. Data and Control Pins ....................................................................................................................83
Table 95. Clock Pins ......................................................................................................................................84
Table 96. Reflow Temperatures .....................................................................................................................85
7
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V0.8 04/11
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
1. OVERVIEW
1.1.
Block Diagrams
The ACS422x67 is an advanced low power codec with integrated amplifiers and timing generators. To support the
design of audio subsystems in a portable device, the ACS422x67 features an intelligent codec architecture with
advanced audio processing algorithms, integrated with a true cap-less headphone amplifier, 1W/channel (8) or
2W/channel (4) filterless DDXTM stereo class D amplifier, and microphone interface with programmable gain.
CPVDD
Clocking
VDD_PLL2
CAP-
CAP+
2
V-
2
AVDD
3
PVDD
4
DVDD_CORE
VDD_XTAL
VDD_PLL3
VDD_PLL1
VDD_PLSS
DVDD_IO
Digital PWM
controller
vol
REF_OUT
SPKR +
BTL
SPKR -
Charge-Pump
Internal Audio Clock(s)
PLL
MCLK/XTAL_IN
XTAL_OUT
Digital
Volume
DAC Left
Antipop
DAC
HP Out Left
HP
Vref
I2C_SDA
AFILT1
I2C_SCL
Control
HP_DET
AFILT2
TEST
Digital
Volume
DAC Right
Audio Processing
DAC Right
+
D2S
LIN1
RIN1
LIN2
RIN2
-97 to +30 dB
In 0.5 dB steps
VOL
ADCL
AGC
MUX
mute
LIN1
+0/+10/+20/+30 dB
MUX
-17 to +30dB in 0.75dB steps
Audio
Processing
1 bit
Source Select Switch
ADCOUT
ADCBCLK
HP Out Right
HP
D2S
ADCLRCLK
MUX
DACIN
MUX
DACLRCLK
Antipop
DAC Left
Bass/Treble Enhancement
SYSTEM EQ
SPEAKER EQ
3-D effect
Compressor-limiter
Dynamic Range Expander
DACBCLK
DAC
Boost
LIN2
LIN3
D2S
AGND
Vref
+
MIC Bias
LIN1
LIN2
-97 to +30 dB
In 0.5 dB steps
S
Automatic Level Control
LIN3/DMIC_CLK*
ADCR
AGC
Boost
-17 to +30dB in 0.75dB steps
MUX
VOL
1 bit
mute
MUX
RIN1
Audio
Processing
+0/+10/+20/+30 dB
RIN2
RIN3
D2S
RIN1
RIN2
RIN3/DMIC_DAT*
*Digital Microphone Products
VSS_PLSS
VSS_XTAL
DVSS
AVSS
3
CPGND
PVSS
4
Figure 1. Block Diagram
1.2.
Audio Outputs
The ACS422x67 provides multiple outputs for analog sound. Audio outputs include:
• A 1W/channel (8) or 2W/channel (4) filterless DDXTM Class D amplifier. This amplifier is capable of driving
the speakers typically found in portable equipment, providing high fidelity, high efficiency, and excellent sound
quality.
• A line-out/capless stereo headphone port with ground referenced outputs, capable of driving headphones
without requiring an external DC blocking capacitor.
Each endpoint features independent volume controls, including a soft-mute capability which can slowly ramp up or
down the volume changes to avoid unwanted audio artifacts.
The ACS422x67 output signal paths consist of digital filters, DACs and output drivers. The digital filters and DACs are
enabled when the ACS422x67 is in ‘playback only’ or ‘record and playback’ mode. The output drivers can be separately enabled by individual control bits.
8
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
The digital filter and audio processing block processes the data to provide volume control and numerous sound
enhancement algorithms. Two high performance sigma-delta audio DACs convert the digital data into analog.
The digital audio data is converted to oversampled bit streams using 24-bit digital interpolation filters, which then enters
sigma-delta DACs, and become converted to high quality analog audio signals.
To enhance the sound available from the small, low-power speakers typically found in a portable device, the
ACS422x67 provides numerous audio enhancement capabilities. The ACS422x67 features dual, independent, programmable left/right 6-band equalization, allowing the system designer to provide an advanced system equalizer to
accommodate the specific speakers and enclosure design. A compressor/limiter features programmable attack and
release thresholds, enabling the system designer to attenuate loud noise excursions to avoid speaker artifacts, thus
allowing the underlying content to be played at a louder volume without distortion. For compressed audio, a programmable expander is available to help restore the dynamic range of the original content. A stereo depth enhancement
algorithm allows common left/right content (e.g. dialog) to be attenuated separately from other content, providing a perceived depth separation between background and foreground audio. Psychoacoustic bass and treble enhancement
algorithms achieve a rich, full tone even from originally compressed content, and even with speakers generally unable
to play low-frequency sounds.
1.3.
Audio Inputs
On the analog input side, the device features multiple line-in/microphone inputs, which can be used for analog microphone, or line-in inputs. In addition, digital microphones are also supported. The device provides input gain control,
separate volume controls, automatic leveling capability, and programmable microphone boost to smooth input recording. A programmable silence “floor” or “threshold” can be set to minimize background noise.
9
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
2. POWER MANAGEMENT
2.1.
Control Registers
The ACS422x67 has control registers to enable system software to control which functions are active. To minimize
power consumption, unused functions should be disabled. To avoid audio artifacts, it is important to enable or disable
functions in the correct order.
Register Address
0x1A
Power Management 1
Bit
Label
Type
Default
Description
7
BSTL
RW
0
Analog in Boost Left
0 = Power down, 1 = Power up
6
BSTR
RW
0
Analog in Boost Right
0 = Power down, 1 = Power up
5
PGAL
RW
0
Analog in PGA Left
0 = Power down, 1 = Power up
4
PGAR
RW
0
Analog in PGA Right
0 = Power down, 1 = Power up
3
ADCL
RW
0
ADC Left
0 = Power down,1 = Power up
2
ADCR
RW
0
ADC Right
0 = Power down. 1 = Power up
1
MICB
RW
0
MICBIAS
0 = Power down, 1 = Power up
0
DIGENB
RW
0
Master clock disable
0: master clock enabled, 1: master clock disabled
Table 1. Power Management Register 1
Register Address
0x1B
Power Management 2
Bit
Label
Type
Default
Description
7
D2S
RW
0
Analog in D2S AMP
0 = Power down, 1 = Power up
6
HPL
RW
0
LHP Output Buffer + DAC
0 = Power down, 1 = Power up
5
HPR
RW
0
RHP Output Buffer + DAC
0 = Power down, 1 = Power up
4
SPKL
RW
0
LSPK Output Buffer
0 = Power down, 1 = Power up
3
SPKR
RW
0
RSPK Output Buffer
0 = Power down, 1 = Power up
2
INSELL
RW
0
Analog in Select Mux Left
0 = Power down, 1 = Power up
1
INSELR
RW
0
Analog in Select Mux Right
0 = Power down, 1 = Power up
0
VREF
RW
0
VREF (necessary for all other functions)
0 = Power down, 1 = Power up
Table 2. Power Management Register 2
10
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
2.2.
Stopping the Master Clock
In order to minimize digital core power consumption, the master clock may be stopped in Standby and OFF modes by
setting the DIGENB bit (R25, bit 0).
Register Address
Bit
Label
Type
Default
Description
0x1A
Power Management 1
0
DIGENB
RW
0
Master clock disable
0 = master clock enabled, 1 = master clock disabled
Table 3. Power Management Register1 -- Master Clock Disable
Note: Before DIGENB can be set, the control bits ADCL, ADCR, HPL, HPR, SPKL, and SPKR
must be set to zero and a waiting time of 100ms must be observed to allow port ramping/gain
fading to complete. Any failure to follow this procedure may cause pops or, if less than 1mS, may
prevent the DACs and ADCs from re-starting correctly.
11
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3. OUTPUT AUDIO PROCESSING
PA
Treble
DACCRAM ADh
Mono
Mix
DC
Removal
PA
Bass
DACCRAM 96h
DACCRAM 00h – 3Dh
DACCRAM 40h – 7Dh
EQ1 Coefficients
EQ2 Coefficients
DACCRAM 80h – 96h
DACCRAM 97h – ADh
DACCRAM AEh – AFh
Bass Coefficients
Treble Coefficients
3D Coefficients
Compressor
Limiter
Expander
DACCRAM AFh
18h
DMonoMix
Prescale
1
3-D
41h
EQ1
Prescale
2
Deemphasis
EQ2
DC-Coef_Sel
39h
FXCTRL
3Ah – 3Ch WRITE
40h
ADDRESS
3Dh – 3Fh READ
8Ah
STATUS
18h
33h – 38h
De-emphasis
0 to 46.5 dB
In 1.5 dB steps
Expander
DAC Volume
Mute
0 to -95.25dB
0.375dB steps
Phase
Invert
GAIN
18h
DAC_L/R
04h – 05h
DACPOL
18h
2Dh – 32h Limiter
DAC Volume
Mute
26h – 2Ch Compressor
25h
Control
1Ch – 1Eh
88h
02h
+12 to -77.25 dB
In 0.75 dB steps
BTL/HP Power
Management
SPKR
VOL
Digital PWM
controller
Thermal
Limit
BTL
Class D Left
1Bh
HP Volume
(Digital)
Audio Processing
Bass/Treble Enhancement
SYSTEM EQ
SPEAKER EQ
3-D effect
Compressor-limiter
Dynamic Range Expander
LEFT
DAC_L/R
DAC
Antipop
+6 to -88.5 dB
In 0.75 dB steps
HP
Detect
00h
Interpolation
RIGHT
HP Volume
(Digital)
DAC
Antipop
+6 to -88.5 dB
In 0.75 dB steps
BTL/HP Power
Management
1Bh
HP
Detect
03h
1Ch – 1Eh Thermal
88h
Limit
+12 to -77.25 dB
In 0.75 dB steps
Digital PWM
controller
HP Out Right
HP
01h
SPKR
VOL
HP Out Left
HP
BTL
Class D Right
Figure 2. Output Audio Processing
3.1.
DC Removal
Before processing, a DC removal filter removes the DC component from the incoming audio data. The DC removal filter is programmable.
Register Address
R65 (41h)
DCOFSEL
Bit
Label
Type
Default
7:3
–
R
0
Reserved for future use.
5
0: dc_coef = 24'h100000; //2^^-3 = 0.125
1: dc_coef = 24'h040000;
2: dc_coef = 24'h010000;
3: dc_coef = 24'h004000;
4: dc_coef = 24'h001000;
5: dc_coef = 24'h000400;
6: dc_coef = 24'h000100; //2^^-15 = 0.00030517
7: dc_coef = 24'h000040; //2^^-17
2:0
-
RW
Description
Table 4. DC_COEF_SEL Register
12
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Register Address
R31 (1Fh)
CONFIG0
Bit
Label
Type
Default
Description
7:6
ASDM[1:0]
RW
10h
ADC Modulator Rate
5:4
DSDM[1:0]
RW
10h
DAC Modulator Rate
3:2
RSVD
R
0h
Reserved for future use.
1
dc_bypass
RW
0
1 = bypass DC removal filter
(WARNING DC content can damage speakers)
0
RSVD
R
0
Reserved
Table 5. CONFIG0 Register
3.2.
Volume Control
The signal volume can be controlled digitally, across a gain and attenuation range of -95.25dB to 0dB (0.375dB steps).
The level of attenuation is specified by an eight-bit code, ‘DACVOL_x’, where ‘x’ is L, or R. The value “00000000” indicates mute; other values select the number of 0.375dB steps above -95.625dB for the volume level.
The Volume Update bits control the updating of volume control data; when a bit is written as ‘0’, the Left Volume control
associated with that bit is updated whenever the left volume register is written and the Right Volume control is updated
when ever the right volume register is written. When a bit is written as ‘1’, the left volume data is placed into an internal
holding register when the left volume register is written and both the left and right volumes are updated when the right
volume register is written. This enables a simultaneous left and right volume update
Register Address
R10 (0Ah)
VUCTL
Bit
Label
Type
Default
Description
7
ADCFade
RW
1
1 = volume fades between old/new value
0 = volume/mute changes immediately
6
DACFade
RW
1
1 = volume fades between old/new value
0 = volume/mute changes immediately
5
RSVD
R
0
Reserved for future use.
4
INVOLU
RW
0
0 = Left input volume updated immediately
1 = Left input volume held until right input volume
register written.
3
ADCVOLU
RW
0
0 = Left ADC volume updated immediately
1 = Left ADC volume held until right ADC volume
register written.
2
DACVOLU
RW
0
0 = Left DAC volume updated immediately
1 = Left DAC volume held until right DAC volume
register written.
1
SPKVOLU
RW
0
0 = Left speaker volume updated immediately
1 = Left speaker volume held until right speaker
volume register written.
0
HPVOLU
RW
0
0 = Left headphone volume updated immediately
1 = Left headphone volume held until right
headphone volume register written.
Table 6. Volume Update Control Register
The output path may be muted automatically when a long string of zero data is received. The length of zeros is programmable and a detection flag indicates when a stream of zero data has been detected.
13
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Register Address
R33 (21h)
Gain Control
(GAINCTL)
Bit
Label
Type
Default
7
zerodet_flag
R
0
1 = zero detect length exceeded.
Description
6
RSVD
R
0
Reserved for future use.
5:4
zerodetlen
RW
2
Enable mute if input consecutive zeros exceeds this
length. 0 = 512, 1 = 1k, 2 = 2k, 3 = 4k samples
3
RSVD
R
0
Reserved for future use.
2
auto_mute
RW
1
1 = auto mute if detect long string of zeros on input
1
RSVD
R
0
Reserved for future use.
0
RSVD
R
0
Reserved for future use.
7
zerodet_flag
R
0
1 = zero detect length exceeded.
Table 7. Gain Control Register
3.3.
Digital DAC Volume Control
The signal volume can be controlled digitally, across a gain and attenuation range of -95.25dB to 0dB (0.375dB steps).
The level of attenuation is specified by an eight-bit code, ‘DACVOL_x’, where ‘x’ is L, or R. The value “00000000” indicates mute; other values select the number of 0.375dB steps above -95.625dB for the volume level.
Register Address
R4 (04h)
Left DAC
Volume Control
R5 (05h)
Right DAC
Volume Control
Bit
7:0
7:0
Label
DACVOL_L
[7:0]
DACVOL_R
[7:0]
Type
RW
RW
Default
Description
FF
(0dB)
Left DAC Volume Level
0000 0000 = Digital Mute
0000 0001 = -95.25dB
0000 0010 = -94.875dB
... 0.375dB steps up to
1111 1111 = 0dB
Note: If DACVOLU is set, this setting will take effect
after the next write to the Right Input Volume register.
FF
(0dB)
Right DAC Digital Volume Level
0000 0000 = Digital Mute
0000 0001 = -95.25dB
0000 0010 = -94.875dB
... 0.375dB steps up to
1111 1111 = 0dB
Table 8. DAC Volume Control Registers
3.4.
Parametric Equalizer
The ACS422x67 has a dual 6-band digital parametric equalizer to enable fine tuning of the audio response and preferences for a given system. Each EQ may be enabled or disabled independently. Typically one EQ will be used for
speaker compensation and disabled when only headphones are in use while the other EQ is used to alter the audio to
make it more pleasing to the listener. This function operates on the digital audio data before it is converted back to analog by the audio DACs.
In all, 186 bytes of memory are required to store the parameters for each equalizer: each filter requires 5, 24-bit coefficients. There are 6 filters per channel, requiring a total of 180 bytes of EQ coefficient RAM. Two additional 24-bit values
per channel store the prescale value, resulting in 372 bytes total, described later. Rather than having all 372 bytes be in
the I2C address space of the device, access to the EQ ram occurs through the Control/Status registers.
14
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.4.1.
Prescaler & Equalizer Filter
The Equalizer Filter consists of a Prescaler and 6 cascaded 6-tap IIR Filters. The Prescaler allows
the input to be attenuated prior to the EQ filters in case the EQ filters introduce gain, and would thus
clip if not prescaled.
IDT provides a tool to enable an audio designer to determine appropriate coefficients for the equalizer filters. The filters enable the implementation of a 6-band parametric equalizer with selectable frequency bands, gain, and filter characteristics (high, low, or bandpass).
EQ
Filter 0
DATA IN
EQ
Filter 1
EQ
Filter 2
EQ
Filter 3
EQ
Filter 4
EQ
Filter 5
DATA OUT
eq_prescale
Figure 3. Prescaler & EQ Filters
The figure below shows the structure of a single EQ filter. The a(0) tap is always normalized to be
equal to 1 (400000h). The remaining 5 taps are 24-bit twos compliment format programmable coefficients. (-2 coefficient  +2).
x(n)
y(n)
Z-1
Z-1
b(0)
b(0)*2
Z-1
b(1)
b(1)*2
a(1)
a(1)*2
b(2)
a(2)
Z-1
Figure 4. 6-Tap IIR Equalizer Filter
15
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.4.2.
•
EQ Registers
EQ Filter Enable Register
Register Address
R32 (20h)
CONFIG1
Bit
Label
Type
Default
Description
7
EQ2_EN
R/W
0
EQ bank 2 enable
0 = second EQ bypassed, 1 = second EQ enabled
6:4
EQ2_BE[2:0]
R/W
0
EQ2 band enable. When the EQ is enabled the
following EQ stages are executed.
0 - Prescale only
1 - Prescale and Filter Band 0
...
6 - Prescale and Filter Bands 0 to 5
7 - RESERVED
3
EQ1_EN
R/W
0
EQ bank 1 enable
0 = first EQ bypassed, 1 = first EQ enabled
0
EQ1 band enable. When the EQ is enabled the
following EQ stages are executed.
0 - Prescale only
1 - Prescale and Filter Band 0
...
6 - Prescale and Filter Bands 0 to 5
7 - RESERVED
2:0
EQ1_BE[2:0]
R/W
Table 9. CONFIG1 Register
•
DACCRAM Read Data (0x3D–LO, 0x3E–MID, 0x3F–HI), DACCRAM Write Data (0x3A–LO, 0x3B–MID, 0x3C–HI)
Registers
These two 24-bit registers provide the 24-bit data holding registers used when doing indirect writes/reads to the DAC
Coefficient RAM.
Register Address
R58 (3Ah)
DACCRAM_WRITE_LO
Bit
7:0
Label
DACCRWD[7:0]
Type
Default
Description
0
Low byte of a 24-bit data register, contains the values
to be written to the DACCRAM. The address written will
have been specified by the DACCRAM Address fields.
R/W
R59 (3Bh)
DACCRAM_WRITE_MID
7:0
DACCRWD[15:8]
R/W
0
Middle byte of a 24-bit data register, contains the
values to be written to the DACCRAM. The address
written will have been specified by the DACCRAM
Address fields.
R60 (3Ch)
DACCRAM_WRITE_HI
7:0
DACCRWD[23:16]
R/W
0
High byte of a 24-bit data register, contains the values
to be written to the DACCRAM. The address written will
have been specified by the DACCRAM Address fields.
0
Low byte of a 24-bit data register, contains the contents
of the most recent DACCRAM address read from the
RAM. The address read will have been specified by the
DACCRAM Address fields.
0
Middle byte of a 24-bit data register, contains the
contents of the most recent DACCRAM address read
from the RAM. The address read will have been
specified by the DACCRAM Address fields.
0
High byte of a 24-bit data register, contains the
contents of the most recent DACCRAM address read
from the RAM. The address read will have been
specified by the DACCRAM Address fields.
R61 (3Dh)
DACCRAM_READ_LO
R62 (3Eh)
DACCRAM_READ_MID
R63 (3Fh)
DACCRAM_READ_HI
7:0
7:0
7:0
DACCRRD[7:0]
DACCRRD[15:8]
DACCRRD[23:16]
R
R
R
Table 10. DACCRAM Read/Write Registers
16
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
DACCRAM Address Register
This 7-bit register provides the address to the internal RAM when doing indirect writes/reads to the DAC Coefficient
RAM.
Register Address
R64 (40h)
DACCRADDR
Bit
Label
7:0
Type
DACCRADD
Default
Description
0
Contains the address (between 0 and 255) of the
DACCRAM to be accessed by a read or write. This is
not a byte address--it is the address of the 24-bit
data item to be accessed from the DACCRAM.This
address is automatically incremented after writing to
DACCRAM_WRITE_HI or reading from
DACCRAM_READ_HI (and the 24 bit data from the
next RAM location is fetched.)
R/W
Table 11. DACCRAM Address Register
•
DACCRAM STATUS Register
This control register provides the write/read enable when doing indirect writes/reads to the DAC Coefficient RAM.
Register Address
R138 (8Ah)
DACCRSTAT
Bit
Label
Type
Default
Description
7
DACCRAM_Busy
R
0
1 = read/write to DACCRAM in progress, cleared by
HW when done.
6:0
RSVD
R
0
Reserved
Table 12. DACCRAM Status Register
3.4.3.
Equalizer, Bass, Treble Coefficient & Equalizer Prescaler RAM
The DAC Coefficient RAM is a single port 161x24 synchronous RAM. It is programmed indirectly
through the Control Bus in the following manner:
1. Write target address to DACCRAM_ADDR register.
2. Write D7:0 to the DACCRAM_WRITE_LO register
3. Write D15:8 to the DACCRAM_WRITE_MID register
4. Write D23:16 to the DACCRAM_WRITE_HI register
5. On successful receipt of the DACCRAM_WRITE_HI data, the part will automatically start a write
cycle. The DACCRAM_Busy bit will be set high to indicate that a write is in progress.
6. On completion of the internal write cycle, the DACCRAM_Busy bit will be 0 (when operating the
control interface at high speeds - TBD - software must poll this bit to ensure the write cycle is
complete before starting another write cycle.)
7. The bus cycle may be terminated by the host or steps 2-6 may be repeated for writes to consecutive EQ RAM locations.
Generic write operation
multiple write cycle
writing 1 reigster
multiple write cycle
S
P
DA6
SDA
DA0
W
AS
RA7
RA1
RA0
AS
RD7
AS
RD0
RD7
AS
RD0
RD7
RD0
AS
SCL
2.5 uS
min.
EQ_A updated;
EQ RAM read req = 1
EQ RAM write operation
write EQ RAM Write Lo
write EQ RAM Address
S
DA[6:0], W
RA[7:0]
RD[7:0]
S
DA[6:0], W
RA[7:0]
register write here
register write here
RD[7:0]
EQ RAM Write Lo
updated here
28 SCL cycles
70 uS min.
EQ RAM read finished;
EQ Read Data valid
(time not fixed)
EQ RAM write must
have finished here;
EQ_A ++
EQ RAM write req = 1
write EQ RAM
Write Mid
write EQ RAM
Write Hi
RD[7:0]
RD[7:0]
write EQ RAM Write Lo
S
DA[6:0], W
RA[7:0]
RD[7:0]
write EQ RAM
Write Mid
RD[7:0]
repeat for multiple consecutive EQ RAM locations writes
Figure 5. DAC Coefficient RAM Write Sequence
17
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Reading back a value from the DACCRAM is done in this manner:
1. Write target address to DACCRAM_ADDR register.(EQ data is pre-fetched for read even if we
don’t use it)
2. Start (or repeat start) a write cycle to DACCRAM_READ_LO and after the second byte (register
address) is acknowledged, go to step 3. (Do not complete the write cycle.)
3. Signal a repeat start and indicate a read operation
4. Read D7:0 (register address incremented after ack by host)
5. Read D15:8 (register address incremented after ack by host)
6. Read D23:16 (register address incremented and next EQ location pre-fetched after ack by host)
7. The host stops the bus cycle
To repeat a read cycle for consecutive EQ RAM locations:
1. Start (or repeat start instead of stopping the bus cycle in step 7) a write cycle indicating
DACCRAM_RD_LO as the target address.
2. After the second byte is acknowledged, signal a repeated start.
3. Indicate a read operation
4. Read the DACCRAM_READ_LO register as described in step 4
5. Read the DACCRAM_READ_MID register as described in step 5
6. Read the DACCRAM_READ_HI register as described in step 6
7. Repeat steps 8-13 as desired
Generic read operation
read 1 register
multiple read cycle
multiple read cycle
Sr
RA7
SDA
RA1
RA0
AS
DA6
DA0
AS
R
RD7
RD0
AM
RD7
AM
RD0
RD7
RD0
NM
SCL
EQ_A updated;
EQ RAM read req = 1
EQ RAM read operation
NACK from master to end read cycle
write EQ
RAM Read
Lo, truncate
write EQ RAM Address
P
S
DA[6:0], W
RA[7:0]
RD[7:0]
EQ RAM Data
must be valid here
30 SCL cycles
75 uS min.
S
DA[6:0], W
RA[7:0]
Sr
read EQ RAM
Data Lo
read EQ RAM
Data Mid
read EQ RAM
Data Hi
RD[7:0]
RD[7:0]
RD[7:0]
DA[6:0], R
EQ RAM Data
must be valid here
EQ_A ++; prefetch data
write EQ
RAM Read
Lo, truncate
P S
DA[6:0], W
RA[7:0]
read EQ RAM
Data Lo
Sr
DA[6:0], R
RD[7:0]
repeat for multiple consecutive EQ RAM locations reads
1.
2.
3.
4.
5.
DA: Device Address
RA: Register Address
EQ_A: EQ RAM Address
RD: Register Data
A S : Acknowledge from slave
6. A M : Acknowledge from master
7. N M : Not Acknowledge from master
8. S: Start
9. S r: Repeated Start
10. P: Stop
Figure 6. DAC Coefficient RAM Read Sequence
•
DACCRAM EQ Addresess
EQ 0
EQ1
Addr
Channel 0
Coefficients
Addr
Channel 1
Coefficients
Addr
Channel 0
Coefficients
Addr
Channel 1
Coefficients
0x00
EQ_COEF_0F0_B0
0x20
EQ_COEF_1F0_B0
0x40
EQ_COEF_2F0_B0
0x60
EQ_COEF_3F0_B0
0x01
EQ_COEF_0F0_B1
0x21
EQ_COEF_1F0_B1
0x41
EQ_COEF_2F0_B1
0x61
EQ_COEF_3F0_B1
0x02
EQ_COEF_0F0_B2
0x22
EQ_COEF_1F0_B2
0x42
EQ_COEF_2F0_B2
0x62
EQ_COEF_3F0_B2
18
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
EQ 0
EQ1
Addr
Channel 0
Coefficients
Addr
Channel 1
Coefficients
Addr
Channel 0
Coefficients
Addr
Channel 1
Coefficients
0x03
EQ_COEF_0F0_A1
0x23
EQ_COEF_1F0_A1
0x43
EQ_COEF_2F0_A1
0x63
EQ_COEF_3F0_A1
0x04
EQ_COEF_0F0_A2
0x24
EQ_COEF_1F0_A2
0x44
EQ_COEF_2F0_A2
0x64
EQ_COEF_3F0_A2
0x05
EQ_COEF_0F1_B0
0x25
EQ_COEF_1F1_B0
0x45
EQ_COEF_2F1_B0
0x65
EQ_COEF_3F1_B0
0x06
EQ_COEF_0F1_B1
0x26
EQ_COEF_1F1_B1
0x46
EQ_COEF_2F1_B1
0x66
EQ_COEF_3F1_B1
0x07
EQ_COEF_0F1_B2
0x27
EQ_COEF_1F1_B2
0x47
EQ_COEF_2F1_B2
0x67
EQ_COEF_3F1_B2
0x08
EQ_COEF_0F1_A1
0x28
EQ_COEF_1F1_A1
0x48
EQ_COEF_2F1_A1
0x68
EQ_COEF_3F1_A1
0x09
EQ_COEF_0F1_A2
0x29
EQ_COEF_1F1_A2
0x49
EQ_COEF_2F1_A2
0x69
EQ_COEF_3F1_A2
0x0A
EQ_COEF_0F2_B0
0x2A
EQ_COEF_1F2_B0
0x4A
EQ_COEF_2F2_B0
0x6A
EQ_COEF_3F2_B0
0x0B
EQ_COEF_0F2_B1
0x2B
EQ_COEF_1F2_B1
0x4B
EQ_COEF_2F2_B1
0x6B
EQ_COEF_3F2_B1
0x0C
EQ_COEF_0F2_B2
0x2C
EQ_COEF_1F2_B2
0x4C
EQ_COEF_2F2_B2
0x6C
EQ_COEF_3F2_B2
0x0D
EQ_COEF_0F2_A1
0x2D
EQ_COEF_1F2_A1
0x4D
EQ_COEF_2F2_A1
0x6D
EQ_COEF_3F2_A1
0x0E
EQ_COEF_0F2_A2
0x2E
EQ_COEF_1F2_A2
0x4E
EQ_COEF_2F2_A2
0x6E
EQ_COEF_3F2_A2
0x0F
EQ_COEF_0F3_B0
0x2F
EQ_COEF_1F3_B0
0x4F
EQ_COEF_2F3_B0
0x6F
EQ_COEF_3F3_B0
0x10
EQ_COEF_0F3_B1
0x30
EQ_COEF_1F3_B1
0x50
EQ_COEF_2F3_B1
0x70
EQ_COEF_3F3_B1
0x11
EQ_COEF_0F3_B2
0x31
EQ_COEF_1F3_B2
0x51
EQ_COEF_2F3_B2
0x71
EQ_COEF_3F3_B2
0x12
EQ_COEF_0F3_A1
0x32
EQ_COEF_1F3_A1
0x52
EQ_COEF_2F3_A1
0x72
EQ_COEF_3F3_A1
0x13
EQ_COEF_0F3_A2
0x33
EQ_COEF_1F3_A2
0x53
EQ_COEF_2F3_A2
0x73
EQ_COEF_3F3_A2
0x14
EQ_COEF_0F4_B0
0x34
EQ_COEF_1F4_B0
0x54
EQ_COEF_2F4_B0
0x74
EQ_COEF_3F4_B0
0x15
EQ_COEF_0F4_B1
0x35
EQ_COEF_1F4_B1
0x55
EQ_COEF_2F4_B1
0x75
EQ_COEF_3F4_B1
0x16
EQ_COEF_0F4_B2
0x36
EQ_COEF_1F4_B2
0x56
EQ_COEF_2F4_B2
0x76
EQ_COEF_3F4_B2
0x17
EQ_COEF_0F4_A1
0x37
EQ_COEF_1F4_A1
0x57
EQ_COEF_2F4_A1
0x77
EQ_COEF_3F4_A1
0x18
EQ_COEF_0F4_A2
0x38
EQ_COEF_1F4_A2
0x58
EQ_COEF_2F4_A2
0x78
EQ_COEF_3F4_A2
0x19
EQ_COEF_0F5_B0
0x39
EQ_COEF_1F5_B0
0x59
EQ_COEF_2F5_B0
0x79
EQ_COEF_3F5_B0
0x1A
EQ_COEF_0F5_B1
0x3A
EQ_COEF_1F5_B1
0x5A
EQ_COEF_2F5_B1
0x7A
EQ_COEF_3F5_B1
0x1B
EQ_COEF_0F5_B2
0x3B
EQ_COEF_1F5_B2
0x5B
EQ_COEF_2F5_B2
0x7B
EQ_COEF_3F5_B2
0x1C
EQ_COEF_0F5_A1
0x3C
EQ_COEF_1F5_A1
0x5C
EQ_COEF_2F5_A1
0x7C
EQ_COEF_3F5_A1
0x1D
EQ_COEF_0F5_A2
0x3D
EQ_COEF_1F5_A2
0x5D
EQ_COEF_2F5_A2
0x7D
EQ_COEF_3F5_A2
0x1E
-
0x3E
-
0x5E
-
0x7E
-
0x1F
EQ_PRESCALE0
0x3F
EQ_PRESCALE1
0x5F
EQ_PRESCALE2
0x7F
EQ_PRESCALE3
Table 13. DACCRAM EQ Addresses
19
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
DACCRAM Bass/Treble Addresses
Addr
Bass
Coefficients1
Addr
Treble
Coefficients
Addr
3D
Coefficients
0x80
BASS_COEF_EXT1_B0
0x97
TREB_COEF_EXT1_B0
0xAE
3D_COEF
0x81
BASS_COEF_EXT1_B1
0x98
TREB_COEF_EXT1_B1
0xAF
3D_MIX
0x82
BASS_COEF_EXT1_B2
0x99
TREB_COEF_EXT1_B2
0x83
BASS_COEF_EXT1_A1
0x9A
TREB_COEF_EXT1_A1
0x84
BASS_COEF_EXT1_A2
0x9B
TREB_COEF_EXT1_A2
0x85
BASS_COEF_EXT2_B0
0x9C
TREB_COEF_EXT2_B0
0x86
BASS_COEF_EXT2_B1
0x9D
TREB_COEF_EXT2_B1
0x87
BASS_COEF_EXT2_B2
0x9E
TREB_COEF_EXT2_B2
0x88
BASS_COEF_EXT2_A1
0x9F
TREB_COEF_EXT2_A1
0x89
BASS_COEF_EXT2_A2
0xA0
TREB_COEF_EXT2_A2
0x8A
BASS_COEF_NLF_M12
0xA1
TREB_COEF_NLF_M1
0x8B
BASS_COEF_NLF_M2
0xA2
TREB_COEF_NLF_M2
0x8C
BASS_COEF_LMT_B0
0xA3
TREB_COEF_LMT_B0
0x8D
BASS_COEF_LMT_B1
0xA4
TREB_COEF_LMT_B1
0x8E
BASS_COEF_LMT_B2
0xA5
TREB_COEF_LMT_B2
0x8F
BASS_COEF_LMT_A1
0xA6
TREB_COEF_LMT_A1
0x90
BASS_COEF_LMT_A2
0xA7
TREB_COEF_LMT_A2
0x91
BASS_COEF_CTO_B0
0xA8
TREB_COEF_CTO_B0
0x92
BASS_COEF_CTO_B1
0xA9
TREB_COEF_CTO_B1
0x93
BASS_COEF_CTO_B2
0xAA
TREB_COEF_CTO_B2
0x94
BASS_COEF_CTO_A1
0xAB
TREB_COEF_CTO_A1
0x95
BASS_COEF_CTO_A2
0xAC
TREB_COEF_CTO_A2
0x96
BASS_MIX
0xAD
TREB_MIX
Table 14. DACCRAM Bass/Treble Addresses
1.All B0 coefficients are set to unity (400000h) by default. All others, including M1 and M2, are 0 by default.
2.NLF coefficients (M1, M2) have a range defined as +/-8, with 1 sign bit, 3 integer bits, and 20 fraction bits. So, unity for these
values is 100000h. This is as opposed to the rest of the coefficient RAM, which has a range defined as +/-2, with 1 sign bit,
1 integer bit, and 22 fraction bits.
3.5.
Gain and Dynamic Range Control
The gain for a given channel is controlled by the DACVOL registers. The range of gain supported is from -95.625db to
0db in 0.375db steps.
If the result of the gain multiply step would result in overflow of the 24-bit output word width, the output is saturated at
the max positive or negative value.
In addition to simple gain control, the ACS422x67 also provides sophisticated dynamic range control. The dynamic
20
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
range control processing element implements limiting, dynamic range compression, and dynamic range expansion
functions.
3.6.
Limiter
The Limiter function will limit the output of the DSP module to the Class-D and DAC modules. If the signal is greater
than 0dB it will saturate at 0dB as the final processing step within the DSP module.
There are times when the user may intentionally want the output Limiter to perform this saturation, for example +6dB of
gain applied within the DSP gain control and then limited to 0dB when output to the Class-D module would result in a
clipped signal driving the speaker output. This clipped signal would obviously contribute to increased distortion on the
speaker output which from the user listening perception it would “sound louder”.
At other times, the system implementor may wish to protect speakers from overheating or provide hearing protection by
intentionally limiting the output level before full scale is reached. A limit threshold, independent of the compressor
threshold is provided for this purpose. It is expected that the limit threshold is set to a higher level than the compressor
threshold.
3.7.
Compressor
Limit Threshold:
-6 dBFS
Compressor Threshold: -14.25 dBFS
Expander Threshold:
-18 dBFS
0
Output (dBFS)
-2
Compressor Ratio:
Expander Ratio:
3:1
1:2
-4
-6
-8
-10
-12 Compressed Output Range
Limit Threshold
-14
Natural Output Range
Compressor Threshold
-16
-18
-20
Expander Threshold
Expanded
Output Range
-22
-22
-20
-18
-16
-14
-12
-10
Input (dBFS)
-8
-6
-4
-2
0
Figure 7. Gain Compressor, Output vs Input
The traditional compressor algorithm provides two functions simultaneously (depending on signal level). For higher
21
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
level signals, it can provide a compression function to reduce the signal level. For lower level signals, it can provide an
expansion function for either increasing dynamic range or noise gating.
The compressor monitors the signal level and, if the signal is higher than a threshold, will reduce the gain by a programmed ratio to restrict the dynamic range. Limiting is an extreme example of the compressor where, as the input signal level is increased, the gain is decreased to maintain a specific output level.
In addition to limiting the bandwidth of the compressed audio, it is common for compressed audio to also compress the
dynamic range of the audio. The expansion function in the ACS422x67 can help restore the original dynamics to the
audio.
The expander is a close relative of the compressor. Rather than using signal dependent gain to restrict the dynamic
range, the expander uses signal dependent gain to expand the dynamic range. Thus if a signal level is below a particular threshold, the expander will reduce the gain even further to extend the dynamic range of the material.
3.7.1.
Configuration
This compressor limiter provides the following configurable parameters.
•
Compressor
• Threshold – The threshold above which the compressor will reduce the dynamic range of
the audio in the compression region.
• Ratio – The ratio between the input dynamic range and the output dynamic range. For
example, a ratio of 3 will reduce an input dynamic range of 9db to 3db.
• Attack Time – The amount of time that changes in gain are smoothed over during the attack
phase of the compressor.
• Release Time – The amount of time that changes in gain are smoothed over during the
release phase of the compressor.
• Makeup gain – Used to increase the overall level of the compressed audio.
•
Limiter
• Threshold – The threshold above which the limiter will reduce the dynamic range of the
audio in the compression region.
• Target – The limit of the output level (typically set to the same as threshold).
• Attack Time – The amount of time that changes in gain are smoothed over during the attack
phase of the limiter.
• Release Time – The amount of time that changes in gain are smoothed over during the
release phase of the limiter.
•
Expander
• Threshold – The threshold below which the expander will increase the dynamic range of the
audio.
• Ratio – The ratio between the input dynamic range and the output dynamic range of the
audio in the expansion range. For example a ratio of 3 will take an input dynamic range of
9db and expand it to 27db.
• Attack Time – The amount of time that changes in gain are smoothed over during the attack
phase of the expander
• Release Time - The amount of time that changes in gain are smoothed over during the
release phase of the expander.
•
Two level detection algorithms
• RMS – Use an RMS measurement for the level.
• Peak – Use a peak measurement for the level.
22
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.7.2.
Controlling parameters
In order to control this processing, there are a number of configurable parameters. The parameters
and their ranges are:
3.7.3.
•
Compressor/limiter
• Threshold – -40db to 0db relative to full scale.
• Ratio – 1 to 20
• Attack Time – typically 0 to 500ms
• Release Time – typically 25ms to 2 seconds
• Makeup gain – 0 to 40db
•
Expander
• Threshold – -30 to -60 dB
• Ratio – 1 to 6
• Attack Time – same as above
• Release Time – same as above.
•
Two level detection algorithms
• RMS
• Peak
Overview
A basic block diagram of the compressor is shown below:
Audio In
Audio Out
Level
Detector
Peak or RMS
Attack/
release
filter
Gain
Calc
Compare to Thresholds Lowpass filter
Gains based on
Calc Gain
Attack and release
Figure 8. Compressor block diagram
As this diagram shows, there are 3 primary components of the compressor.
1. Level Detector: The level detector, oddly enough, detects the level of the incoming signal.
Since the comp/limiter is designed to work on blocks of signals, the level detector will either find
the peak value of the block of samples to be processed or the rms level of the samples within a
block.
2. Gain Calculation: The gain calculation block is responsible for taking the output of the level
detector and calculating a target gain based on that level and the compressor and expander
23
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
thresholds. The compressor recalculates the target gain value every block, typically every
10ms.
• The gain calculation operates in 3 regions:
• Linear region – If the level is higher than the expander threshold and lower than the
compression threshold, then the gain is 1.0
• Compression region – When the level is higher than the compressor threshold, then the
comp/limiter is in the compression region. The gain is a function of the compressor ratio
and the signal level.
• Expansion region – When the signal is lower than the expansion threshold, the
comp/limiter is in the expansion region. In this region, the gain is a function of the signal
level and the expansion ratio.
• Compression region gain calculation: In the compression region, the gain calculation is:
Atten(in db) = (1-1/ratio)(threshold(in db) – level(in db);
•
For example,
• Ratio = 4:1 compression
• Threshold = -16db
• Level = -4 db
The required attenuation is: 9db or a gain coefficient of 0.1259.
Translating this calculation from log space to linear yields the formula:
Gain =(level/threshold)1/ratio*(threshold/level)
•
Expansion region gain calculation: In the expansion region, the attenuation calculation is:
Atten(in db) = (1 - ratio)(threshold-level);
•
For example,
• Ratio = 3:1
• Threshold = -40db
• Level = -44 db
The resulting attenuation required is 8db or a gain value of 0.1585.
The linear equation for calculating the gain is:
Gain =(level/threshold)ratio*(threshold/level)
•
State Transitions: In addition to calculating the new gain for the compressor, the gain calculation block will also select the filter coefficient for the attack/release filter. The rules for
selecting the coefficient are as follows:
24
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
In the compression region:
• If the gain calculated is less than the last gain calculated (more compression is being
applied), then the filter coefficient is the compressor attack.
• If the gain calculated is more than the last gain calculated (less compression), the filter coefficient is the compressor release.
• In the expansion region:
• If the calculated gain is less than the last gain calculated (closing expander, the filter coefficient is the expander attack.
• If the calculated gain is more than the last gain calculated, the filter coefficient is the
expander release.
In the linear region:
• Modify gain until a gain of 1.0 is obtained.
• If the last non-linear state was compression, use the compressor release.
• If the last non-linear state was expansion, use the expander attack.
3. Attack/Release filter: In order to prevent objectionable artifacts, the gain is smoothly ramped
from the current value to the new value calculated by the gain calculation block. In the PC-based
comp/limiter, this is achieved using a simple tracking lowpass filter to smooth out the abrupt transitions. The calculation (using the coefficient (coeff) selected by the gain block) is:
Filtered_gain = coeff*last_filtered_gain + (1.0 - coeff)*target_gain;
This creates a exponential ramp from the current gain value to the new value.
3.7.4.
•
Limiter/Compressor Registers
General compressor/limiter/expander control
Register Address
R37 (25h)
CLECTL
Bit
Label
Type
Default
7:5
RSVD
R
0h
Reserved
4
Lvl_Mode
RW
0
CLE Level Detection Mode
0 = Average
1 = Peak
0
Window width selection for level detection:
0 = equivalent of 512 samples of selected Base Rate
(~10-16ms)
1 = equivalent of 64 samples of selected Base Rate
(~1.3-2ms)
3
WindowSel
RW
Description
2
Exp_en
RW
0
1 = enable expander
1
Limit_en
RW
0
1 = enable limiter
0
Comp_en
RW
0
1 = enable compressor
Table 15. CLECTL Register
•
Compressor/Limiter/Expander make-up gain
Register Address
R38 (26h)
MUGAIN
Bit
Label
Type
Default
Description
7:5
RSVD
R
0h
Reserved
4:0
CLEMUG[4:0]
RW
0h
0dB..46.5dB in 1.5dB steps
Table 16. MUGAIN Register
25
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
Compressor Threshold
Register Address
R39 (27h)
COMPTH
Bit
Label
Type
Default
7:0
COMPTH[7:0]
RW
00h
Description
FFh..00h = 0dB..95.625dB in 0.375dB steps.
Table 17. COMPTH Register
•
Compressor ratio register
Register Address
R40 (28h)
CMPRAT
Bit
Label
Type
Default
7:5
RSVD
R
000
Reserved
00h
Compressor Ratio
00h = Reserved
01h = 1.5:1
02h..14h = 2:1..20:1
15h..1Fh = Reserved
4:0
CMPRAT[4:0]
RW
Description
Table 18. CMPRAT Register
•
Compressor Attack Time Constant Register (Low)
Register Address
R41 (29h)
CATKTCL
Bit
7:0
Label
Type
CATKTC[7:0]
RW
Default
Description
00h
Low byte of the time constant used to ramp to a new
gain value during a compressor attack phase.
Table 19. CATKTCL Register
•
Compressor Attack Time Constant Register (High)
Register Address
R42 (2Ah)
CATKTCH
Bit
Label
Type
Default
Description
7:0
CATKTC[15:8]
RW
00h
High byte of the time constant used to ramp to a new
gain value during a compressor attack phase.
Table 20. CATKTCH Register
•
Compressor Release Time Constant Register (Low)
Register Address
R43 (2Bh)
CRELTCL
Bit
7:0
Label
Type
CRELTC[7:0]
RW
Default
Description
00h
Low byte of the time constant used to ramp to a new
gain value during a compressor release phase.
Table 21. CRELTCL Register
•
Compressor Release Time Constant Register (High)
Register Address
R44 (2Ch)
CRELTCH
Bit
Label
Type
Default
Description
7:0
CRELTC[15:8]
RW
00h
High byte of the time constant used to ramp to a new
gain value during a compressor release phase.
Table 22. CRELTCH Register
•
Limiter Threshold Register
Register Address
R45 (2Dh)
LIMTH
Bit
Label
Type
Default
7:0
LIMTH[7:0]
RW
00h
Description
FFh..00h = 0dB..95.625dB in 0.375dB steps.
Table 23. LIMTH Register
26
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
Limiter Target Register
Register Address
R46 (2Eh)
LIMTGT
Bit
Label
Type
Default
7:0
LIMTGT[7:0]
RW
00h
Description
FFh..00h = 0dB..95.625dB in 0.375dB steps.
Table 24. LIMTGT Register
•
Limiter Attack Time Constant Register (Low)
Register Address
R47 (2Fh)
LATKTCL
Bit
Label
Type
Default
Description
7:0
LATKTC[7:0]
RW
00h
Low byte of the time constant used to ramp to a new
gain value during a limiter attack phase.
Table 25. LATKTCL Register
•
Limiter Attack Time Constant Register (High)
Register Address
R48 (30h)
LATKTCH
Bit
7:0
Label
Type
LATKTC[15:8]
RW
Default
Description
00h
High byte of the time constant used to ramp to a new
gain value during a limiter attack phase.
Table 26. LATKTCH Register
•
Limiter Release Time Constant Register (Low)
Register Address
R49 (31h)
LRELTCL
Bit
Label
Type
Default
Description
7:0
LRELTC[7:0]
RW
00h
Low byte of the time constant used to ramp to a new
gain value during a limiter release phase.
Table 27. LRELTCL Register
•
Limiter Release Time Constant Register (High)
Register Address
R50 (32h)
LRELTCH
Bit
7:0
Label
Type
LRELTC[15:8]
RW
Default
Description
00h
High byte of the time constant used to ramp to a new
gain value during a limiter release phase.
Table 28. LRELTCH Register
3.7.5.
•
Expander Registers
Expander Threshold Register
Register Address
R51 (33h)
EXPTH
Bit
Label
Type
Default
7:0
EXPTH[7:0]
RW
00h
Description
Expander threshold: 0..95.625dB in 0.375dB steps
Table 29. EXPTH Register
•
Expander Ratio Register
Register Address
R52 (34h)
EXPRAT
Bit
Label
Type
Default
7:3
RSVD
R
00h
Reserved
Description
EXPRAT[2:0]
RW
000
Expander Ratio
0h..1h = Reserved
2h..7h = 1:2..1:7
Table 30. EXPRAT Register
27
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
Expander Attack Time Constant Register (Low)
Register Address
R53 (35h)
XATKTCL
Bit
7:0
Label
Type
XATKTC[7:0]
RW
Default
Description
00h
Low byte of the time constant used to ramp to a new
gain value during a expander attack phase.
Table 31. XATKTCL Register
•
Expander Attack Time Constant Register (High)
Register Address
R54 (36h)
XATKTCH
Bit
Label
Type
Default
Description
7:0
XATKTC[15:8]
RW
00h
High byte of the time constant used to ramp to a new
gain value during a expander attack phase.
Table 32. XATKTCH Register
•
Expander Release Time Constant Register (Low)
Register Address
R55 (37h)
XRELTCL
Bit
7:0
Label
Type
XRELTC[7:0]
Default
Description
0
Low byte of the time constant used to ramp to a new
gain value during a expander release phase.
RW
Table 33. XRELTCL Register
•
Expander Release Time Constant Register (High)
Register Address
R56 (38h)
XRELTCH
Bit
Label
Type
Default
Description
7:0
XRELTC[15:8]
RW
0
High byte of the time constant used to ramp to a new
gain value during a expander release phase.
Table 34. XRELTCH Register
3.8.
Output Effects
The ACS422x67 offers Bass enhancement, Treble enhancement, Stereo Depth enhancement. The output effects processing is outlined in the following sections.l
Register Address
R57 (39h)
FXCTL
Bit
Label
Type
Default
7:5
RSVD
R
000
Description
Reserved
4
3DEN
RW
0
3D Enhancement Enable
0 = Disabled 1 = Enabled
3
TEEN
RW
0
Treble Enhancement Enable
0 = Disabled 1 = Enabled
2
TNLFBYP
RW
0
Treble Non-linear Function Bypass:
0 = Enabled 1 = Bypassed
1
BEEN
RW
0
Bass Enhancement Enable
0 = Disabled 1 = Enabled
0
BNLFBYP
RW
0
Bass Non-linear Function Bypass:
0 = Enabled 1 = Bypassed
Table 35. FX Control Register
3.9.
Stereo Depth (3-D) Enhancement
The ACS422x67 has a digital depth enhancement option to artificially increase the separation between the left and
right channels, by enabling the attenuation of the content common to both channels. The amount of attenuation is programmable within a range. The input is prescaled (fixed) before summation to prevent saturation.
The 3-D enhancement algorithm is a tried and true algorithm that uses two principles.
28
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
1. If the material common to the two channels is removed, then the speakers will sound more 3-D.
2. If the material for the opposite channel is presented to the current channel inverted, it will tend to
cancel any material from the opposite channel on the current ear. For example, if the material
from the right is presented to the left ear inverted, it will cancel some of the material from the
right ear that is leaking into the right ear.
Left
Left
Right
Right
Figure 9. 3-D Channel Inversion
Note: 3D_Mix specifies the amount of the common signal that is subtracted from the left and right
channels. This number is a fractional amount between 0 and 1. For proper operation, this value is typically
negative.
3.10. Psychoacoustic Bass Enhancement
One of the primary audio quality issues with small speaker systems is their inability to reproduce significant amounts of
energy in the bass region (below 200Hz). While there is no magic mechanism to make a speaker reproduce frequencies that it is not capable of, there are mechanisms for fooling the ear into thinking that the bass material is being
heard.
The psychoacoustic bass processor relies on a psychoacoustic principle called “missing fundamental”. If the human
ear hears a proper series of harmonics for a particular bass note, the listener will hear the fundamental of that series,
even if it is not present.
A processing algorithm using this principle allows for improving the apparent low frequency response of an audio system below what it is actually capable of. Below is a diagram of the implementation of this algorithm.
.
Cutoff Filter
Limit
Filter
Extract
Filter
NLF
Figure 10. Bass Enhancement
This implementation is composed of 5 major components:
29
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
1. Extract filter – This filter extracts the bass information that the speaker system can't reproduce.
This is a 4th order band pass filter with a typical bandwidth of 1.5 to 2 octaves.
2. NLF – This is a Nonlinear function that is used to generate the harmonics of the fundamentals in
the extracted audio. More on this function later.
3. Limit Filter – This filter will limit the amplitude of the harmonics generated to prevent the harmonics from creating noise in the midrange. Too many harmonics will spill into the mid range
and be heard as unwanted buzzing. Too few and the psychoacoustic effect is not reached. The
exact composition of this filter is still or be determined. A 2nd order filter is currently sufficient for
the NLF function employed.
4. Mixing – This structure allows mixing of the generated harmonics and the original material.
5. Cutoff Filter – This filter is used to remove all material below the cutoff frequency of the speaker
systems. This includes the fundamentals used to create the psychoacoustic effect, since they
can't be reproduced. This is a 2nd order high pass filter.
3.11. Treble Enhancement
One of the mechanisms used to limit the bit rate for compressed audio is to first remove high frequency information
before compression. When these files are decompressed, this can lead to dull sounding audio. The IDT treble
enhancement replaces these lost high frequencies.
The enhanced treble function works much like the enhanced bass, however it's intended use is different. The enhanced
treble uses a non linear function to add treble harmonics to a signal that has limited high-frequency bandwidth (such as
a low bit rate MP3). In this case, the algorithm makes use of the audio fact that presence of audio between 4-8K is a
good predictor of audio between 10K-20K.
Extract
Filter
Limit
Filter
NLF
Figure 11. Treble Enhancement
This implementation extracts the high frequency content that is available in the audio, generates harmonics of those
frequencies. These harmonics are then summed back into the original signal, providing a brighter sound.
This algorithm has 4 components.
•
Extract Filter– This filter is used to extract the treble between 4-8K. This is 2 2nd order high
pass filters.
•
Enhanced Treble Non-Linear Function– Generates high frequency components
•
Limit Filter– This filter limits the harmonics generated by the NLF to prevent any significant
aliasing. A second order filter is sufficient.
•
Mixing Network – This simply sums the generated harmonic signals into the original signal.
30
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.12. Mute and De-Emphasis
The ACS422x67 has a Soft Mute function, which is used to gradually attenuate the digital signal volume to zero. The
gain returns to its previous setting if the soft mute is removed. At startup, the codec is muted by default; to enable audio
play, the mute bit must be cleared to 0.
After the equalization filters, de-emphasis may be performed on the audio data to compensate for pre-emphasis that
may be included in the audio stream. De-emphasis filtering is only available for 48kHz, 44.1kHz, and 32kHz sample
rates.
3.13. Mono Operation and Phase Inversion
Normal stereo operation converts left and right channel digital audio data to analog in separate DACs. However, it is
also possible to have the same signal (left or right) appear on both analog output channels by disabling one channel;
alternately, there is a mono-mix mode that mixes the two channels digitally before converting to analog using only one
DAC. In this mode, the other DAC is switched off, and the resulting mixed stream signal can appear on both analog
output channels. The DAC output defaults to non-inverted. Setting DACPOLL and DACPOLR bits will invert the DAC
output phase on the left and right channels.
3.13.1.
DAC Control Register
Register Address
Bit
Label
Type
Default
Description
7
DACPOLR
RW
0
Invert DAC Right signal
6
DACPOLL
RW
0
Invert DAC Left signal
5:4
DMONOMIX
[1:0]
RW
00
DAC mono mix
00: stereo
01: mono ((L/2)+(R/2)) into DACL, ‘0’ into DACR
10: mono ((L/2)+(R/2)) into DACR, ‘0’ into DACL
11: mono ((L/2)+(R/2)) into DACL and DACR
3
DACMU
RW
1
Digital Soft Mute
1 = mute
0 = no mute (signal active)
2
DEEMP
RW
0
De-emphasis Enable
1 = De-emphasis Enabled
0 = No De-emphasis
1:0
RSVD
R
00
Reserved
R24 (18h)
CNVRTR1
Table 36. CNVRTR1 Register
31
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.13.2.
Interpolation and Filtering
AUTO
2X
Input Rate =
From I2S
8/11.024/12kHz (QX):
Input Rate =
From I2S
16/22.05/24kHz (HX):
24
8kHz
11.025kHz
12kHz
2X
24
16kHz
22.05kHz
24kHz
From I2S
Input Rate =
64/88.2/96kHz (2X):
From I2S
16kHz
22.05kHz
24kHz
32kHz
44.1kHz
48kHz
2X
24
Full
Input Rate =
From I2S
16/22.05/24kHz (HX):
Input Rate =
32/44.1/48kHz (1X):
From I2S
Input Rate =
64/88.2/96kHz (2X):
From I2S
2X
16kHz
22.05kHz
24kHz
2X
2X
24
64kHz
88.2kHz
96kHz
Input Rate =
From I2S
16/22.05/24kHz (HX):
Input Rate =
32/44.1/48kHz (1X):
From I2S
Input Rate =
64/88.2/96kHz (2X):
From I2S
2X
24
16kHz
22.05kHz
24kHz
2X
24
32kHz
44.1kHz
48kHz
2X
24
64kHz
88.2kHz
96kHz
20X
To Analog DAC
2X
20X
22
64kHz
88.2kHz
96kHz
2X
20
7T FIR-D
20X
20X
1
SDM
128kHz
176.4kHz
192kHz
20
To Analog DAC
2.560MHz
3.528MHz
3.840MHz
1
SDM
To Analog DAC
2.560MHz
3.528MHz
3.840MHz
128kHz
176.4kHz
192kHz
1
SDM
To Analog DAC
2.560MHz
3.528MHz
3.840MHz
128kHz
176.4kHz
192kHz
1
SDM
128kHz
176.4kHz
192kHz
1
5.120MHz
7.056MHz
7.680MHz
To Analog DAC
22
22
57T FIR-A
64kHz
88.2kHz
96kHz
2X
To Analog DAC
1
7T FIR-C
11T FIR-B
1
5.120MHz
7.056MHz
7.680MHz
22
22
20X
To Analog DAC
5.120MHz
7.056MHz
7.680MHz
5.120MHz
7.056MHz
7.680MHz
256kHz
352.8kHz
384kHz
SDM
2X
64kHz
88.2kHz
96kHz
256kHz
352.8kHz
384kHz
SDM
20
20X
20X
1
SDM
20
256kHz
352.8kHz
384kHz
7T FIR-C
11T FIR-B
57T FIR-A
32kHz
44.1kHz
48kHz
2X
22
57T FIR-A
2X
22
32kHz
44.1kHz
48kHz
2X
128kHz
176.4kHz
192kHz
7T FIR-D
128kHz
176.4kHz
192kHz
20X
20
7T FIR-E
20
SDM
2X
16kHz
22.05kHz
24kHz
2X
7T FIR-C
11T FIR-B
2X
20
7T FIR-D
64kHz
88.2kHz
96kHz
256kHz
352.8kHz
384kHz
22
57T FIR-A
2X
22
20
128kHz
176.4kHz
192kHz
24
8kHz
11.025kHz
12kHz
2X
To Analog DAC
To Analog DAC
22
128kHz
176.4kHz
192kHz
11T FIR-B
2X
Input Rate =
From I2S
8/11.024/12kHz (QX):
2X
1
5.120MHz
7.056MHz
7.680MHz
1
7T FIR-C
64kHz
88.2kHz
96kHz
To Analog DAC
5.120MHz
7.056MHz
7.680MHz
22
22
57T FIR-A
Half
2X
20X
256kHz
352.8kHz
384kHz
2X
32kHz
44.1kHz
48kHz
1
SDM
7T FIR-C
11T FIR-B
64kHz
88.2kHz
96kHz
20X
To Analog DAC
2.560MHz
3.528MHz
3.840MHz
2.560MHz
3.528MHz
3.840MHz
20
22
22
57T FIR-A
2X
256kHz
352.8kHz
384kHz
11T FIR-B
32kHz
44.1kHz
48kHz
128kHz
176.4kHz
192kHz
SDM
2X
128kHz
176.4kHz
192kHz
SDM
20
22
24
32kHz
44.1kHz
48kHz
128kHz
176.4kHz
192kHz
20X
1
SDM
20
7T FIR-C
11T FIR-B
57T FIR-A
16kHz
22.05kHz
24kHz
2X
22
24
64kHz
88.2kHz
96kHz
11T FIR-B
57T FIR-A
2X
22
128kHz
176.4kHz
192kHz
24
8kHz
11.025kHz
12kHz
2X
22
2X
Input Rate =
From I2S
8/11.024/12kHz (QX):
64kHz
88.2kHz
96kHz
7T FIR-C
11T FIR-B
57T FIR-A
64kHz
88.2kHz
96kHz
32kHz
44.1kHz
48kHz
20X
20
7T FIR-D
22
22
64kHz
88.2kHz
96kHz
2X
22
7T FIR-C
11T FIR-B
57T FIR-A
32kHz
44.1kHz
48kHz
2X
22
2X
2X
22
11T FIR-B
57T FIR-A
24
Input Rate =
32/44.1/48kHz (1X):
2X
22
57T FIR-A
To Analog DAC
2.560MHz
3.528MHz
3.840MHz
Figure 12. Interpolation and Filtering
32
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.14. Analog Outputs
3.14.1.
Headphone Output
The HPOut pins can drive a 16 or 32 headphone or alternately drive a line output. The signal volume of the headphone amplifier can be independently adjusted under software control by writing to
HPVOL_L and HPVOL_R. Setting the volume to 0000000 will mute the output driver; the output
remains at ground, so that no click noise is produced when muting or un-muting.
Gains above 0dB run the risk of clipping large signals.
To minimize artifacts such as clicks and zipper noise, the headphone and BTL outputs feature a volume fade function that smoothly changes volume from the current value to the target value.
3.14.1.1.
Register Address
R2 (00h)
HPVOLL
R3 (01h)
HPVOLR
Headphone Volume Control Registers
Bit
Label
Type
Default
7
RSVD
R
0
6:0
HPVOL_L
[6:0]
RW
7
RSVD
R
6:0
HPVOL_R
[6:0]
RW
Description
Reserved
Left Headphone Volume
1111111 = +6dB
1111110 = +5.25dB
…
1110111 1110111 = 0dB
(0dB)
...
0000001 = -88.5dB
0000000 = Analog mute
Note: If HPVOLU is set, this setting will take effect after
the next write to the Right Input Volume register.
0
Reserved
Right Headphone Volume
1111111 = +6dB
1111110 = +5.25dB
…
1110111
1110111 = 0dB
...
0000001 = -88.5dB
0000000 = Analog mute
Table 37. HPVOL L/R Registers
33
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.14.2.
Speaker Outputs
The LSPKOut (L+, L-) and RSPKOut (R+, R-) pins are controlled similarly, but independently of, the headphone output
pins. They are intended to drive an 8 ohm or 4 ohm speaker pair.
3.14.2.1.
Register Address
R2 (2h)
SPKVOLL
R3 (3h)
SPKVOLR
Speaker Volume Control Registers
Bit
Label
Type
Default
7
RSVD
R
0
6:0
SPKVOL_L
[6:0]
RW
7
RSVD
R
6:0
SPKVOL_R
[6:0]
RW
Description
Reserved
Left Speaker Volume
1111111 = +12dB
1111110 = +11.25dB
…
1101111 1101111 = 0dB
(0dB)
...
0001000 to 0000001 = -77.25dB
0000000= Mute
Note: If SPKVOLU is set, this setting will take effect
after the next write to the Right Input Volume register.
0
Reserved
Right Speaker Volume
1111111 = +12dB
1111110 = +11.25dB
1101111 …
(0dB)
1101111 = 0dB
...
0001000 to 0000001 = -77.25dB
0000000 = Mute
Table 38. SPKVOL L/R Registers
3.14.3.
DDXTMClass D Audio Processing
For additional information on the DDXTM Class D solution, please see the application note on
www.idt.com.
The DDXTM Class D PWM Controller performs the following signal processing:
•
Feedback filters are applied to shape any noise. The filters move noise from audible frequencies
to frequencies above the audio range.
•
The PWM block converts the data streams to tri-state PWM signals and sends them to the
power stages.
•
Finally, the Class-D controller block adjusts the output volume to provide constant output power
across supply voltage.
The power stages boost the signals to higher levels, sufficient to drive speakers at a comfortable listening level.
3.14.3.1.
Constant Output Power Mode
In normal operation the BTL amplifier is rated at 0.5W (full scale digital with 6dB BTL gain) into an 8
ohm load at 3.6V but will vary from about 0.38W to about 1.2W across a 3.1V to 5.5V supply range.
However, when constant output power mode is enabled, the full scale output is held constant from
3.1V to 5.5V.
34
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
The BTL amplifier in ACS422x67 will continuously adjust to power supply changes to ensure that the
full scale output power remains constant. This is not an automatic level control. Rather, this function
prevents sudden volume changes when switching between battery and line power. Please note,
when in this mode the amplifier efficiency may be reduced and decreases with higher supply voltages and lower target values.
A simple 5-bit ADC is used to monitor PVDD. As PVDD raises or lowers, the analog circuit will send
a 5-bit code to the digital section that will average and then calculate a gain adjustment. The BTL
audio signal will be multiplied by this gain value (in addition to the user volume controls).
The user will select a target value for the circuit. The constant output function will calculate a gain
adjustment that will provide approximately the same full scale output voltage as provided when
PVDD causes the same code value. So, if the target is 9 then a PVDD voltage of about 3.7V would
generate a code value of 9 and a full scale output power of about 630mW into 8 ohms. If PVDD
should rise to 4V, generating a code of 13, then the constant output power circuit would reduce the
gain by 0.75dB (4 codes * 0.1875dB) to keep the full scale output at the target level.
The circuit may be configured to add gain, attenuation, or both to maintain the full-scale output level.
If the needed adjustment falls outside of the range of the circuit (only attenuation is enabled and gain
is needed, for example) then the circuit will apply as much correction as it is able. Through the use of
gain, attenuation, and target values, different behaviors may be implemented:
•
•
•
•
Attenuation only, target set to mimic a low supply voltage - Constant output level across battery state with constant quality (THD/SNR)
Attenuation only, target set to mimic a moderate supply voltage - Output limiting to an
approximate power level. Level will decrease at lower supply voltages but won’t increase
beyond a specific point.
Gain only, target at or near max - Output will remain relatively constant but distortion will
increase as PVDD is lowered. This mimics the behavior of common class-AB amplifiers.
Gain and attenuation - Output remains at a level below the maximum possible at the highest
supply voltage and above the theoretical full scale at minimum supply. Full scale PCM input
clips when the supply voltage is low but won’t become too loud when the supply voltage is
high.
In addition to maintaining a constant output level, PVDD may be monitored for a large, sudden,
change. If the High Delta function is enabled and PVDD changes more than 4 code steps since the
last cycle, the output will be rapidly reduced then gradually increased to the target level.
When using this circuit, please take note of the following:
•
•
•
•
The full scale output power may be limited by the supply voltage.
Full scale output power is affected by other gain controls in the output path including the EQ
and compressor/limiter.
The Constant Output Power function is intended to help maintain a constant output level, not
an exact output level. The output level for a specific target may vary part to part. If limiting is
required for safety or other reasons, be conservative and set the target well below the maximum allowable level.
Noise on the PVDD supply may cause erratic behavior. Use the recommended supply
decoupling caps and verify that the power supply can support the peak currents demanded
by a class-D amplifier.
35
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Constant Output Power error (dB) relative to a target of 8 for an ideal part and the output error if left
uncorrected across a 3.1 to 5.5V supply range.
3
2
1
relative to target
0
3.1
4.1
Nom dB
5.1
‐1
‐2
‐3
Figure 13. Constant Output Power Error
Constant Output Power for nominal and high/low reference across a 3.1 to 5.5V supply
range.(Uncorrected power shown for reference) A target of 8 roughly corresponds to 0.5W at 3.6V
into 8 ohms.
1.2
1.1
1
0.9
0.8
Off
0.7
Nom
Hi
Low
0.6
0.5
0.4
0.3
0.2
3.1
4.1
5.1
Figure 14. Constant Output Power nominal and high/low
36
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.14.3.2.
Under Voltage Lock Out
When the PVDD supply becomes low, the BTL amplifier may be disabled to help prevent undesirable amplifier operation (overheat) or system level problems (battery under-voltage.)
The same circuit that monitors the PVDD supply to help maintain a constant output power is used to
monitor the PVDD supply for a critical under-voltage situation. If the sense circuit consistently returns
a 0 code then the PVDD supply is less than the minimum required for proper operation. To prevent
accidental shutdown due to a noisy supply at the minimum operating range, the output of the PVDD
sense circuit will be averaged for at least 200ms.
3.14.3.3.
•
Registers
Constant Output Power 1
Register Address
R34 (22h)
Constant Output
Power 1
Bit
Label
Type
Default
Description
7
COPAtten
RW
0
1 = Constant Output Power function will use attenuate
the BTL output if the PVDD sense circuit returns a code
higher than the target value.
6
COPGain
RW
0
1 = Constant Output Power function will use attenuate
the BTL output if the PVDD sense circuit returns a code
higher than the target value.
5
HDeltaEn
RW
0
1 = If the PVDD code value has changed more than 4
counts since the last gain adjustment, the output will be
reduced rapidly then slowly returned to the target level.
4:0
COPTarget[4:0]
RW
8h
5-bit target for the Constant Output Power function.
Table 39. Constant Output Power 1 Register
•
Constant Output Power 2
Register Address
Bit
Label
Type
Default
7
RSVD
R
0
Reserved
6
RSVD
R
0
Reserved
5:3
AvgLength[2:0]
RW
000
Number of sense cycles to average:
000 = 1
001 = 2
010 = 4
011 = 8
100 = 16
101 = 32
110 = 64
111 = 128
100
Rate the PVDD supply is monitored:
000 = 0.0625ms
001 = 0.125ms
010 = 0.25ms
011 = 0.5ms
100 = 1ms
101 = 2ms
110 = 4ms
111 = 8ms
R35 (23h)
Constant Output
Power 2
2:0
MonRate[2:0]
RW
Description
Table 40. Constant Output Power 2 Register
37
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
Constant Output Power 3
Register Address
R137 (89h)
Constant Output
Power 3
Bit
Label
Type
Default
Description
7
HighDelta
R
0
1 = A high delta situation has been detected (positive
code change > 4) and the constant output power
function is adjusting.
6
RSVD
R
0
1 = Constant Output Power function will use attenuate
the BTL output if the PVDD sense circuit returns a code
higher than the target value.
0h
Amount that the Constant Output Power function is
adjusting the signal gain. Value is 2s compliment with
each step equal to 0.1875dB. The approximate range is
+/- 6dB
5:0
COPAdj
R
Table 41. Constant Output Power 3 Register
•
Configuration Register
Register Address
R31 (1Fh)
CONFIG0
Bit
Label
Type
Default
7:6
ASDM[1:0]
RW
10h
Description
5:4
DSDM[1:0]
RW
10h
DAC Modulator Rate
3:2
RSVD
R
0h
Reserved for future use.
1
dc_bypass
RW
0
1 = bypass DC removal filter
(WARNING DC content can damage speakers)
0
RSVD
R
0
Reserved
ADC Modulator Rate
Table 42. CONFIG0 Register
•
PWM Control 0 Register
Register Address
R66 (42h)
PWM0
Bit
Label
Type
Default
Description
7:5
SCTO
RW
11
Class-D Short Circuit Detect Time-out
00 = 10uS
01 = 100uS
10 = 500uS
11 = 100mS
5
UVLO
RW
1
Under Voltage Lock Out
1 = BTL output disabled if PVDD sense circuit returns
code 0
4
roundup
RW
1
1 = roundup, 0 = truncate for quantizer
3
bfclr
RW
0
1 = disable binomial filter
2
fourthorder
RW
1
1 = 4th order binomial filter; 0 = 3rd order
1
add3_sel
RW
0
1 = 24-bit Noise Shaper output (pre-quantizer)
0 = 8/9/10-bit quantizer output
0
quantizer_sel
RW
0
Table 43. PWM0 Register
38
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
PWM Control 1 Register
Register Address
R67 (43h)
PWM1
Bit
Label
Type
Default
7
RSVD
R
0
Reserved
0
Dither position, where dither inserted after NS.
0,1,2 = dither bits 2:0
4 = dither bits 3:1
5 = dither bits 4:1
....
19 = dither bits 19:17
RW
Description
6:2
dithpos[4:0]
1
dith_range
RW
0
1 = dither -1 to +1, 0 = -3 to +3
0
dithclr
RW
0
1 = disable dither
Table 44. PWM1 Register
•
PWM Control 2 Register
Register Address
R68 (44h)
PWM2
Bit
Label
Type
Default
7:2
dvalue[5:0]
RW
18h
Description
1
pwm_outflip
RW
0
1 = swap pwm a/b output pair for all channels
The control lines to the power stage are swapped
inverting the output signal.
0
pwm_outmode
RW
1
1 = tristate, 0 = binary
dvalue constant field
Table 45. PWM2 Register
•
PWM Control 3 Register
Register Address
R69 (45h)
PWM3
Bit
Label
Type
Default
7:6
outctrl[1:0]
RW
00
5:0
cvalue[5:0]
RW
0Ah
Description
pwm output muxing
0 = normal
1 = swap 0/1
2 = ch0 on both
3 = ch1 on both
tristate constant field, must be even and not 0
Table 46. PWM3 Register
3.15. Other Output Capabilities
Each audio analog output can be separately enabled. Disabling outputs serves to reduce power consumption, and is
the default state of the device.
39
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.15.1.
Audio Output Control
See Power management section. The output enable bits are also power management bits and the
outputs will be turned off when disabled.
Register Address
R27 (1Bh)
Power Management
(2)
Bit
Label
Type
Default
Description
7
D2S
RW
0
Analog in D2S AMP Enable
6
HPOutL
RW
0
Left Headphone Output Enable
5
HPOutR
RW
0
Right Headphone Output Enable
4
SPKOutL
RW
0
Left Speaker Output Enable
3
SPKOutR
RW
0
Right Speaker Output Enable
2
RSVD
RW
0
1
RSVD
RW
0
0
VREF
RW
1
Voltage reference
Note: A value of “1” indicates the output is enabled; a value of ‘0’ disables the output.
Table 47. Power Management 2 Register
3.15.2.
Headphone Switch
The HPDETECT pin is used to detect connection of a headphone. When headphone insertion is
detected, the codec can automatically disable the speaker outputs and enable the headphone outputs. Control bits determine the meaning and polarity of the input.
In addition to enabling and disabling outputs, the EQ may also be controlled using the HP_DET pin.
The 2 EQ filters may be configured so that one EQ is active when the Headphone output is active
and the other EQ is active when the Speaker output is active (independent HP and Speaker EQ).
One EQ may be enabled only when the Speaker is active and the other EQ may be on when either
of the outputs are active (Speaker compensation and USER EQ) or other combinations are possible.
Note that the EQ coefficients must be programmed and the EQs must be enabled using their control
registers. The HP_DET logic can only disable the EQ filters.
40
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.15.2.1.
Register Address
R29 (1Ch)
Additional Control
(CTL)
Headphone Switch Register
Bit
Label
Type
Default
7
HPSWEN
RW
0
Headphone Switch Enable
0: Headphone switch disabled
1: Headphone switch enabled
6
HPSWPOL
RW
0
Headphone Switch Polarity
0: HPDETECT high = headphone
1: HPDETECT high = speaker
5:4
EQ2SW[1:0]
RW
00
EQ2 behavior due to speaker/headphone output state
3:2
EQ1SW[1:0]
RW
00
EQ1 behavior due to speaker/headphone output state
1
TSDEN
RW
0
Thermal Shutdown Enable (See section 7.9)
0: thermal shutdown disabled
1: thermal shutdown enabled
0
Zero Cross Time-out Enable
0: Time-out Disabled
1: Time-out Enabled - volumes updated if no zero cross
event has occurred before time-out
0
TOEN
RW
Description
Table 48. Additional Control Register
3.15.3.
Headphone Operation
HPSWEN
HPSWPOL
HP_DET
Pin state
HPOut1
SPKOut2
Headphone
Enabled
Speaker
Enabled
0
X
X
0
0
no
no
0
X
X
0
1
no
yes
0
X
X
1
0
yes
no
0
X
X
1
1
yes
yes
1
0
0
X
0
no
no
1
0
0
X
1
no
yes
1
0
1
0
X
no
no
1
0
1
1
X
yes
no
1
1
0
0
X
no
no
1
1
0
1
X
yes
no
1
1
1
X
0
no
no
1
1
1
X
1
no
yes
Table 49. Headphone Operation
1.HPOut = Logical OR of the HPL and HPR enable (power state) bits
2.SPKOut = Logical OR of the SPKL and SPKR enable (power state) bits
3.15.4.
EQ Operation
EQ Behavior1
EQnSW1
EQnSW0
0
0
EQ is not disabled due to Headphone/Speaker logic
0
1
EQ is disabled when Headphone output is active
1
0
EQ is disabled when Speaker output is active
1
1
EQ is disabled when Headphone AND Speaker output are active
Table 50. EQ Operation
1.EQ must be enabled. EQ behavior is dependent on HP_DET and Output power
state programming.
41
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.16. Thermal Shutdown
To avoid overpowering and overheating the codec when the amplifier outputs are driving large currents, the
ACS422x67 incorporates a thermal protection circuit. If enabled, and the device temperature reaches approximately
150°C, the speaker and headphone amplifier outputs will be disabled. Once the device cools, the outputs will be automatically re-enabled.
3.16.1.
Algorithm description:
There are 2 trip points, “high” and “low”. High indicates a critical overheat requiring a reduction in volume to avoid damage to the part. Low is set for a slightly lower temperature point, indicating that the
current level is safe but that increased volume would result in a critical overheat condition.
Normally, the overheat bits are polled every 8ms but may be polled at 4ms, 8ms, 16ms, or 32ms by
adjusting the Poll value. Reductions in volume will be allowed to happen at the Poll rate. Increases in
volume are programmable to happen every 1, 2, 4, or 8 Poll cycles and in steps of 0.75dB to 6dB.
This allows a full scale volume increase in a range of 10s of milliseconds to 10s of seconds.
When both overheat bits are 0, the volume is allowed to increment by the IncStep size, unless the
volume has already reached the maximum value allowed. Any subsequent increment will be held off
until the programmed number of polling cycles have occurred.
When the low overheat bit is 1 and the high overheat bit is 0, this indicates that the volume is currently at a safe point but the temperature is higher than desired and incrementing the volume may
cause severe overheating. The volume is held at the current value.
When the high overheat bit is 1, damage could occur, so the volume setting will be immediately
reduced by the Decrement Step value. As the overheat bits are re-polled, this volume reduction will
continue until the high overheat bit drops to 0 or the volume value reaches the minimum setting. If
the high overheat bit remains 1 even at the minimum setting, then the mute control bit will be
asserted. If the high overheat bit persists even after mute, then the BTL amp will be powered down.
3.16.2.
Thermal Trip Points.
The high and low trip points can be adjusted to suit the needs of a particular system implementation.
There is a “shift” value (TripShift) which sets the low trip point, and there is a “split” value (TripSplit)
that sets how many degrees above the low trip point the high trip point is.
By default:
TripShift = 2 (140 degrees C)
TripSplit = 0 (15 degrees C)
Therefore:
High Trip Point = 155°C.
Low Trip Point = 140°C.
42
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.16.3.
Temperature Limit State Diagram:
TS Disabled
IDLE
Every “Poll” time
(8ms default)
Increment
Volume by
IncStep
Increment
Ratio Count
No
01
OverheatHL ==?
00
Ratio met & Vol
/= Max?
Yes
1X
Decrement
Volume by
DecStep
No
Vol @ Min?
Yes
Volume =
Mute
No
Vol = Mute?
Yes
BTL PWD
Figure 15. Temp sense volume adjustment algorithm
3.16.4.
Instant Cut Mode
This mode can be used to make our algorithm react faster to reduce thermal output but will cause
more pronounced volume changes. If enabled:
•
Only the high overheat is used, the low overheat is ignored.
•
Whenever polled, if the high overheat is 1, then the volume setting will immediately be set to 0h.
•
Conversely, if the high overheat is 0, the volume setting will immediately be set to the MaxVol
value.
•
Both volume clear and volume set events occur at the polling rate.
During this mode, the algorithm still possesses the ability to mute and then power down the BTL amp
if the high overheat continues to be 1.
This mode is disabled by default.
43
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.16.5.
Short Circuit Protection
To avoid damage to the outputs if a short circuit condition should occur, both the headphone and BTL amplifiers implement short circuit protection circuits. The headphone output amplifier will detect the load current and limit its output if in
an over current state. The BTL amplifier will sense a short to PVDD, ground, or between its +/- outputs and disable its
output if a short is detected. After a brief time, the amplifier will turn on again. If a short circuit condition is still present,
the amplifier will disable itself again.
3.16.6.
Thermal Shutdown Registers
The thermal shutdown circuit is enabled using the Additional Control Register, see Table 51.
3.16.6.1.
Register Address
R29 (1Ch)
Additional Control
(CTL)
Bit
Headphone Switch Register
Label
Type
Default
Description
7
HPSWEN
RW
0
Headphone Switch Enable
0: Headphone switch disabled
1: Headphone switch enabled
6
HPSWPOL
RW
0
Headphone Switch Polarity
0: HPDETECT high = headphone
1: HPDETECT high = speaker
5:4
EQ2SW[1:0]
RW
00
EQ2 behavior due to speaker/headphone output state
3:2
EQ1SW[1:0]
RW
00
EQ1 behavior due to speaker/headphone output state
1
TSDEN
RW
0
Thermal Shutdown Enable (See section 7.9)
0: thermal shutdown disabled
1: thermal shutdown enabled
0
Zero Cross Time-out Enable
0: Time-out Disabled
1: Time-out Enabled - volumes updated if no zero cross
event has occurred before time-out
0
TOEN
RW
Table 51. Additional Control Register
44
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.16.6.2.
Register Address
Temp Sensor Control/Status Register
Bit
Label
Type
Default
7
TripHighStat
R
0
Temp sensor high trip point status
0 = Normal Operation
1 = Over Temp Condition
6
TripLowStat
R
0
Temp sensor low trip point status
0 = Normal Operation
1 = Over Temp Condition
0h
Temp sensor “split” setting. Determines how many
degrees above the low trip point the high trip is set:
0h = 15 Degrees C
1h = 30 Degrees C
2h = 45 Degrees C
3h = 60 Degrees C.
2h
Temp sensor “shift” setting. Determines the low trip
temperature:
0h = 110 Degrees C
1h = 125 Degrees C
2h = 140 Degrees C
3h = 155 Degrees C.
1h
Temp sensor polling interval
0h = 4ms
1h = 8ms
2h = 16ms
3h = 32ms
5:4
TripSplit[1:0]
RW
R29 (1Dh)
Temp Sensor
Control/Status
(THERMTS)
3:2
1:0
TripShift[1:0]
Poll[1:0]
RW
RW
Description
Table 52. THERMTS Register
45
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.16.6.3.
Register Address
Bit
7
6
R30 (1Eh)
Speaker Thermal
Algorithm Control
(THERMSPKR1)
5:4
3:2
1:0
Temp Sensor Status Register
Label
Type
ForcePwd
InstCutMode
IncRatio[1:0]
IncStep[1:0]
DecStep[1:0]
RW
RW
RW
RW
RW
Default
Description
1
Force powerdown enable for the speaker thermal
algorithm:
0 = Speaker will remain powered up even if the temp
sensor continues to report an overheat condition at
minimum volume (mute)
1 = Speaker will be powered down if the temp sensor
reports an overheat at the minimum volume (mute)
0
Instant Cut Mode
0 = Both temp sensor status bits used to smoothly
adjust the volume.
1 = Only the high temp sensor status bit will be used to
set the volume. volume will be set to the full volume or
mute (IncStep and DecStep are ignored.)
0h
Increment interval ratio. Determines the ratio between
the speaker volume increment interval and the speaker
volume decrement interval (increment rate is equal to or
slower than decrement rate):
0h = 1:1
1h = 2:1
2h = 4:1
3h = 8:1
0h
Increment step size for the speaker thermal control
algorithm (occurs at the temp sensor polling rate X the
increment interval ratio.)
0h = 0.75dB
1h = 1.5dB
2h = 3.0dB
3h = 6.0dB
1h
Decrement step size for the speaker thermal control
algorithm (occurs at the temp sensor polling rate.)
0h = 3dB
1h = 6dB
2h = 12dB
3h = 24dB
Table 53. THERMTSPKR1 Register
Register Address
R136 (88h)
Speaker Thermal
Algorithm Status
(THERMSPKR2)
Bit
7
6:0
Label
Type
ForcePwdStatus
VolStatus[6:0]
R
R
Default
Description
0
0: Speaker not powered down due to thermal algorithm
1: Speaker has been powered down because overtemp
condition was present even though the speaker was
muted.
08
Current speaker volume value. If no overheat is being
reported by the temperature sensor, this value should
be equal to the greater of the left or right speaker
volume setting.
Table 54. THERMTSPKR2 Register
46
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4. INPUT AUDIO PROCESSING
1Ah
Mic Bias
AGND
Vref
+
MIC Bias
08h
09h
ADC Power
Management
Zero Cross Detect
06h ADC Leftt Digital Volume
-17.25 to +30dB in 0.75dB steps
ADC Output
Configuration
VOL
SRC
HPF
1 bit
mute
ADCL
PGA
0Ch Left Boost
0Ch Left Input Select
LIN1
+0/+10/+20/+30 dB
Boost
LIN2
MUX
08h Left input volume
MUX
1Ah
-71.25 to +24 dB
In 0.375 dB steps
LIN3
D2S
18h
Automatic Level Control
Mono Mix
S
HPF
ADCR
PGA
-17.25 to +30dB in 0.75dB steps
-71.25 to +24 dB
In 0.375 dB steps
07h ADC Right Digital Volume
14h ADC Data Select
16h
HPF enable
09h Right input volume
Boost
MUX
SRC
1 bit
VOL
MUX
RIN1
mute
RIN2
RIN3
+0/+10/+20/+30 dB
D2S
0Dh Right Boost
0Dh Right Input Select
16h ADC Polarity
10h
ALC Control 2
11h
ALC Control 3
12h
Noise Gate Control
+
D2S
MUX
0Fh ALC Control 1
LIN1
MUX
0Eh ALC Control 0
RIN1
LIN2
D2S
-
RIN2
0Bh D2S Input Select
Figure 16. Input Audio Processing
4.1.
Analog Inputs
The ACS422x67 provides multiple high impedance, low capacitance AC-coupled analog inputs with an input signal
path to the stereo ADCs. Prior to the ADC, there is a multiplexor that allows the system to select which input is in use.
Following the mux, there is a programmable gain amplifier and also an optional microphone gain boost. The gain of the
PGA can be controlled either by the system, or by the on-chip level control function. The stereo record path can also
operate with the two channels mixed to mono either in the analog or digital domains.
Signal inputs are biased internally to AVSS but AC coupling capacitors are required when connecting microphones
(due to the 2.5V microphone bias) or when offsets would cause unacceptable “zipper noise” or pops when changing
PGA or boost gain settings. To avoid audio artifacts, the line inputs are kept biased to analog ground when they are
muted or the device is placed into standby mode.
47
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.1.1.
Input Registers
Register Address
Bit
7:6
R12 (0Ch)
ADC Signal Path
Control Left
(INSELL)
INSEL_L
Type
RW
Default
00
Left Channel Microphone Gain Boost
00 = Boost off (bypassed)
01 = 10dB boost
10 = 20dB boost
11 = 30dB boost
MICBST_L
RW
00
3:0
RSVD
R
0000
INSEL_R
RW
Description
Left Channel Input Select
00 = LINPUT1
01 = LINPUT2
10 = LINPUT3
11 = D2S
5:4
7:6
R13 (0Dh)
ADC Signal Path
Control Right
(INSELR)
Label
Reserved
00
Right Channel Input Select
00 = RINPUT1
01 = RINPUT2
10 = RINPUT3
11 = D2S
Right Channel Microphone Gain Boost
00 = Boost off (bypassed)
01 = 10dB boost
10 = 20dB boost
11 = 30dB boost
5:4
MICBST_R
RW
00
3:0
RSVD
R
0000
Reserved
Table 55. Input Software Control Register
4.2.
Mono Mixing and Output Configuration
The stereo ADC can operate as a stereo or mono device, or the two channels can be mixed to mono. Mixing can occur
either in the input path (analog, before ADC) or after the ADC. MONOMIX determines whether to mix to mono, and
where.
For analog mono mix, either the left or right channel ADC can be used for the audio stream. The other ADC may be
powered off to conserve power. A differential input amplifier may be selected as a mono source to either ADC input.
This D2S amplifier can select either Input 1 or Input 2 using the DS bit.
The system also has the flexibility to select the data output. ADCDSEL configures the interface, assigning the source of
the left and right ADC independently.
48
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.2.1.
ADC Registers
4.2.1.1.
Register Address
Bit
R11 (0Bh)
ADC Input mode
(INMODE)
ADC D2S Input Mode Register
Label
Type
Default
Description
7:1
RSVD
R
0h
Reserved
0
DS
RW
0
Differential Input Select
0: LIN1 - RIN1
1: LIN2 - RIN2
Table 56. INMODE Register
4.2.1.2.
Register Address
R22 (16h)
ADC Control
(CNVRTR0)
ADC Mono, Filter and Inversion Register
Bit
Label
Type
Default
7
ADCPOLR
RW
0
6
ADCPOLL
RW
0
5:4
AMONOMIX
[1:0]
RW
00
3
ADCMU
RW
1
Description
ADC Right Channel Polarity
0 = normal
1 = inverted
ADC Left Channel Polarity
0 = normal
1 = inverted
ADC mono mix
00: Stereo
01: Analog Mono Mix (using left ADC)
10: Analog Mono Mix (using right ADC)
11: Digital Mono Mix (ADCL/2 + ADCR/2 on both Left
and Right ADC outputs)
1 = Mute ADC
2
HPOR
RW
0
High Pass Offset Result
0 = discard offset when HPF disabled
1 = store and use last calculated offset when HPF
disabled
1
ADCHPDR
RW
0
ADC High Pass Filter Disable (Right)
0
ADCHPDL
RW
0
ADC High Pass Filter Disable (Right)
Table 57. CNVRTR0 Register
4.2.1.3.
Register Address
Bit
7:6
R20 (14h)
Audio Interface
Control 2
(AIC2)
ADC Data Output Configuration Register
Label
DACDSEL[1:0]
Type
RW
Default
Description
00
00: left DAC = left I2S data; right DAC = right I2S data
01: left DAC = left I2S data; right DAC = left I2S data
10: left DAC = right I2S data; right DAC = right I2S data
11: left DAC = right I2S data; right DAC = left I2S data
5:4
ADCDSEL[1:0]
RW
00
00: left I2S data = left ADC; right I2S data = right ADC
01: left I2S data = left ADC; right I2S data = left ADC
10: left I2S data = right ADC; right I2S data = right ADC
11: left I2S data = right ADC; right I2S data = left ADC
3
TRI
RW
0
Interface Tri-state (See Section 9.2.4)
2:0
BLRCM
RW
0
Bitclock and LRClock mode (See Section 9.2.4)
Table 58. AIC2 Register
49
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.3.
Microphone Bias
The MICBIAS output is used to bias electric type microphones. It provides a low noise reference voltage used for an
external resistor biasing network. The MICB control bit is used to enable the output.
The MICBIAS can source up to 3mA of current; therefore, the external resistors must be large enough to conform to
this limit.
4.3.1.
Microphone Bias Control Register
Register Address
R26 (1Ah)
Power Management
(1)
Bit
Label
Type
Default
1
MICB
RW
0
Description
Microphone Bias Enable
0 = OFF (high impedance output)
1 = ON
Table 59. Power Management 1 Register - Mic Bias Enable
Internal Mic
Voltage
MICB
+
MICBIAS 2.5V
-
Internal
Resistor
Internal
Resistor
AGND
Figure 17. Mic Bias
4.4.
Programmable Gain Control
The Programmable Gain Amplifier (PGA) enables the input signal level to be matched to the ADC input range. Amplifier gain is adjustable across the range +30dB to –17.25dB (using 0.75dB steps). The PGA can be controlled directly by
the system software using the Input Volume Control registers (INVOLL and INVOLR), or alternately the Automatic
Level Control (ALC) function can automatically control the gain. If the ALC function is used, writing to the Input Volume
Control registers has no effect.
Left and right input gains are independently adjustable. By controlling the update bit (INVOLU), the left and right gain
settings can be simultaneously updated. To eliminate zipper noise, LZCEN and RZCEN bits enable a zero-cross detector to insure changes only occur when the signal is at zero. A time-out for zero-cross is also provided, using TOEN in
register R29 (1Dh).
Software can also mute the inputs in the analog domain.
50
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.4.1.
Input PGA Software Control Register.
Register Address
Bit
Label
Type
Default
7
RSVD
RW
0
6
IZCL
RW
0
Left Channel Zero Cross Detector
1 = Change gain on zero cross only
0 = Change gain immediately
Note: If INVOLU is set, this setting will take effect
after the next write to the Right Input Volume register.
Left Channel Input Volume Control
111111 = +30dB
111110 = +29.25dB
.. 0.75dB steps down to 000000 = -17.25dB
Note: If INVOLU is set, this setting will take effect
after the next write to the Right Input Volume register.
R8 (08h)
Left Input Volume
(INVOLL)
R9 (09h)
Right Input Volume
(INVOLR)
R28 (1Ch)
Additional Control
(CTL)
5:0
INVOL_L
[5:0]
RW
010111
(0dB)
7
RSVD
RW
0
6
IZCR
RW
0
5:0
INVOL_R
[5:0]
RW
010111
(0dB)
0
TOEN
RW
Description
0
Right Channel Zero Cross Detector
1 = Change gain on zero cross only
0 = Change gain immediately
Right Channel Input Volume Control
111111 = +30dB
111110 = +29.25dB
.. 0.75dB steps down to 000000 = -17.25dB
Zero Cross Time-out Enable
0: Time-out Disabled
1: Time-out Enabled - volumes updated if no zero
cross event has occurred before time-out
Table 60. INVOL L&R Registers
4.5.
ADC Digital Filter
To provide the correct sampling frequency on the digital audio outputs, ADC filters perform true 24-bit signal processing
and convert the raw multi-bit oversampled data from the ADC using the digital filter path illustrated below.
Figure 18. ADC Filter Data path
51
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
AUTO
1/80X
Output Rate =
From Analog ADC
8/11.025/12kHz (QX):
Output Rate =
16/22.05/24kHz (HX):
1
5.120MHz
7.056MHz
7.68MHz
1/80X
1
From Analog ADC
1/80X
Output Rate =
64/88.2/96kHz (2X):
From Analog ADC
1/80X
1
10.240MHz
14.112MHz
15.360MHz
1/80X
1
Output Rate =
16/22.05/24kHz (HX):
From Analog ADC
Output Rate =
32/44.1/48kHz (1X):
From Analog ADC
Output Rate =
64/88.2/96kHz (2X):
From Analog ADC
1/80X
1
1/80X
128kHz
176.4kHz
192kHz
From Analog ADC
1/80X
Output Rate =
32/44.1/48kHz (1X):
From Analog ADC
Output Rate =
64/88.2/96kHz (2X):
From Analog ADC
5.120MHz
7.056MHz
7.68MHz
1/80X
1
5.120MHz
7.056MHz
7.68MHz
1/80X
To I2S
24
To I2S
32kHz
44.1kHz
48kHz
1/2X
1/2X
22
1/2X
22
11T FIR-B
1/2X
To I2S
8kHz
11.025kHz
12kHz
24
57T FIR-A
32kHz
44.1kHz
48kHz
1/2X
24
57T FIR-A
16kHz
22.05kHz
24kHz
22
To I2S
16kHz
22.05kHz
24kHz
24
57T FIR-A
To I2S
32kHz
44.1kHz
48kHz
64kHz
88.2kHz
96kHz
17
CIC
5.120MHz
7.056MHz
7.68MHz
24
16kHz
22.05kHz
24kHz
To I2S
32kHz
44.1kHz
48kHz
17
1
To I2S
8kHz
11.025kHz
12kHz
24
11T FIR-B
CIC
16kHz
22.05kHz
24kHz
64kHz
88.2kHz
96kHz
17
64kHz
88.2kHz
96kHz
1/2X
24
57T FIR-A
57T FIR-A
64kHz
88.2kHz
96kHz
1/2X
1/2X
22
32kHz
44.1kHz
48kHz
57T FIR-A
1/2X
CIC
1/2X
11T FIR-B
7T FIR-C
64kHz
88.2kHz
96kHz
32kHz
44.1kHz
48kHz
22
17
CIC
1
Output Rate =
16/22.05/24kHz (HX):
1/2X
1/2X
22
11T FIR-B
22
64kHz
88.2kHz
96kHz
128kHz
176.4kHz
192kHz
1
5.120MHz
7.056MHz
7.68MHz
1/2X
57T FIR-A
1/80X
Output Rate =
From Analog ADC
8/11.025/12kHz (QX):
64kHz
88.2kHz
96kHz
17
10.240MHz
14.112MHz
15.360MHz
1/2X
22
7T FIR-C
11T FIR-B
CIC
Half
1/2X
22
17
1
To I2S
7T FIR-C
CIC
10.240MHz
14.112MHz
15.360MHz
24
17
128kHz
176.4kHz
192kHz
To I2S
32kHz
44.1kHz
48kHz
64kHz
88.2kHz
96kHz
1/2X
128kHz
176.4kHz
192kHz
24
57T FIR-A
7T FIR-D
CIC
10.240MHz
14.112MHz
15.360MHz
1/2X
17
CIC
To I2S
22
57T FIR-A
1/80X
1
1/2X
16kHz
22.05kHz
24kHz
64kHz
88.2kHz
96kHz
128kHz
176.4kHz
192kHz
10.240MHz
14.112MHz
15.360MHz
Output Rate =
From Analog ADC
8/11.025/12kHz (QX):
1/2X
17
CIC
Full
32kHz
44.1kHz
48kHz
To I2S
8kHz
11.025kHz
12kHz
24
57T FIR-A
11T FIR-B
128kHz
176.4kHz
192kHz
1/2X
24
57T FIR-A
16kHz
22.05kHz
24kHz
22
17
CIC
10.240MHz
14.112MHz
15.360MHz
1/2X
11T FIR-B
64kHz
88.2kHz
96kHz
1/2X
22
11T FIR-B
32kHz
44.1kHz
48kHz
17
1
From Analog ADC
1/2X
22
7T FIR-C
64kHz
88.2kHz
96kHz
CIC
5.120MHz
7.056MHz
7.68MHz
Output Rate =
32/44.1/48kHz (1X):
1/2X
17
CIC
To I2S
64kHz
88.2kHz
96kHz
Figure 19. ADC Input processing
The ADC digital filters contain a software-selectable digital high pass filter. When the high-pass filter is enabled, the dc
offset is continuously calculated and subtracted from the input signal. The HPOR bit enables the last calculated DC offset value to be stored when the high-pass filter is disabled; this value will then continue to be subtracted from the input
signal. To provide support for calibration, the stored and subtracted value will not change unless the high-pass filter is
enabled even if the DC value is changed. The high pass filter may be enabled separately for each of the left and right
channels.
The output data format can be programmed by the system. This allows stereo or mono recording streams at both
inputs. Software can change the polarity of the output signal.
52
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.5.1.
ADC Signal Path Control Register
Register Address
R22 (16h)
ADC Control
(CNVRTR0)
Bit
Label
Type
Default
Description
7
ADCPOLR
RW
0
0 = Right polarity not inverted
1 = Right polarity inverted
6
ADCPOLL
RW
0
0 = Left polarity not inverted
1 = Left polarity inverted
5:4
AMONOMIX
[1:0]
RW
00
ADC mono mix
00: Stereo
01: Analog Mono Mix (using left ADC)
10: Analog Mono Mix (using right ADC)
11: Digital Mono Mix
3
ADCMU
RW
1
1 = Mute ADC
0
High Pass Offset Result
0 = discard offset when HPF disabled
1 = store and use last calculated offset when HPF
disabled
2
HPOR
RW
1
ADCHPDR
RW
0
ADC High Pass Filter Disable (Right)
0
ADCHPDL
RW
0
ADC High Pass Filter Disable (Right)
Table 61. CNVRTR0 Register
4.5.2.
ADC High Pass Filter Enable modes
ADCHPDR
ADCHPDL
High Pass Mode
0
0
High-pass filter enabled on left and right channels
0
1
High-pass filter disabled on left channel, enabled on right channel
1
0
High-pass filter enabled on left channel, disabled on right channel
1
1
High-pass filter disabled on left and right channels
Table 62. ADC HPF Enable
4.6.
Digital ADC Volume Control
The ADC volume can be controlled digitally, across a gain and attenuation range of -71.25dB to +24dB (0.375dB
steps). The level of attenuation is specified by an eight-bit code ‘ADCVOL_x’, where ‘x’ is L, or R. The value
“00000000” indicates mute; other values describe the number of 0.375dB steps above -71.25dB.
The ADCVOLU bit controls the updating of digital volume control data. When ADCVOLU is written as ‘0’, the ADC digital volume is immediately updated with the ADCVOL_L data when the Left ADC Digital Volume register is written.
When ADCVOLU is set to ‘1’, the ADCVOL_L data is held in an internal holding register until the Right ADC Digital Volume Register is written.
53
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.6.1.
ADC Digital Registers
Register Address
R6 (06h)
Left ADC
Digital Volume
R7 (07h)
Right ADC
Digital Volume
Bit
7:0
7:0
Label
Type
ADCVOL_L
[7:0]
ADCVOL_R
[7:0]
Default
Description
RW
Left ADC Digital Volume Control
0000 0000 = Digital Mute
0000 0001 = -71.25dB
10111111
0000 0010 = -70.875dB
(0dB)
... 0.375dB steps up to 1111 1111 = +24dB
Note: If ADCVOLU is set, this setting will take effect
after the next write to the Right Input Volume register.
RW
Right ADC Digital Volume Control
0000 0000 = Digital Mute
10111111
0000 0001 = -71.25dB
(0dB)
0000 0010 = -70.875dB
... 0.375dB steps up to 1111 1111 = +24dB
Table 63. L/R ADC Digital Volume Registers
4.7.
Automatic Level Control (ALC)
The ACS422x67 has an automatic level control to achieve recording volume across a range of input signal levels. The
device uses a digital peak detector to monitor and adjusts the PGA gain to provide a signal level at the ADC input. A
range of adjustment between –6dB and –28.5dB (relative to ADC full scale) can be selected. The device provides programmable attack, hold, and decay times to smooth adjustments. The level control also features a peak limiter to prevent clipping when the ADC input exceeds a threshold. Note that if the ALC is enabled, the input volume controls are
ignored.
4.7.1.
ALC Operation
Figure 20. ALC Operation
When ALC is enabled, the recording volume target can be programmed between –6dB and –28.5dB
(relative to ADC full scale). The ALC will attempt to keep the ADC input level to within +/-0.5dB of the
target level. An upper limit for the PGA gain can also be imposed, using the MAXGAIN control bits.
54
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Hold time specifies the delay between detecting a peak level being below target, and the PGA gain
beginning to ramp up. It is specified as 2n*2.67mS, enabling a range between 0mS and over 40s.;
ramp-down begins immediately if the signal level is above the target.
Decay (Gain Ramp-Up) Time is the time that it takes for the PGA to ramp up across 90% of its
range. The time is 2n*24mS. The time required for the recording level to return to its target value
therefore depends on the decay time and on the gain adjustment required.
Attack (Gain Ramp-Down) Time is the time that it takes for the PGA to ramp down across 90% of its
range. Time is specified as 2n*24mS. The time required for the recording level to return to its target
value depends on both the attack time and on the gain adjustment required.
When operating in stereo, the peak detector takes the maximum of left and right channel peak values, and both PGAs use the same gain setting, to preserve the stereo image. If the ALC function is
only enabled on one channel, only one PGA is controlled by the ALC mechanism, and the other
channel runs independently using the PGA gain set through the control registers.
If one ADC channel is unused, the peak detector will ignore that channel.
The ALC function can operate when the two ADC outputs are mixed to mono in the digital domain or
in the analog domain.
55
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.7.2.
ALC Registers
Register Address
R14 (0Eh)
ALC Control 0
Bit
Label
Type
Default
7:3
RSVD
R
00000
2
ALC MODE
RW
0
1:0
ALCSEL
[1:0]
RW
00
(OFF)
7
RSVD
R
0
6:4
MAXGAIN
[2:0]
RW
R15 (0Fh)
ALC Control 1
ALCL
[3:0]
RW
1011
(-12dB)
7
RSVD
RW
0
MINGAIN
RW
000
R16 (10h)
ALC Control 2
3:0
7:4
HLD
[3:0]
DCY
[3:0]
RW
RW
R17 (11h)
ALC Control 3
3:0
ATK
[3:0]
RW
0: ALC Mode
1: Limiter mode
ALC function select
00 = ALC off (PGA gain set by register)
01 = Right channel only
10 = Left channel only
11 = Stereo (PGA registers unused)
Note: ensure that LINVOL and RINVOL settings (reg.
0 and 1) are the same before entering this mode.
Reserved
Set Maximum Gain of PGA
111: +30dB
111
110: +24dB
(+30dB) ….(-6dB steps)
001: -6dB
000: -12dB
3:0
6:4
Description
Reserved
0000
(0ms)
ALC target – sets signal level at ADC input
0000 = -28.5dB fs
0001 = -27.0dB fs
… (1.5dB steps)
1110 = -7.5dB fs
1111 = -6dB fs
Sets the minimum gain of the PGA
000 = -17.25db
001 = -11.25
...
110 = +18.75dB
111 = +24.75db
where each value represents a 6dB step.
ALC hold time before gain is increased.
0000 = 0ms
0001 = 2.67ms
0010 = 5.33ms
… (time doubles with every step)
1111 = 43.691s
ALC decay (gain ramp-up) time
0000 = 24ms
0011
0001 = 48ms
(192ms) 0010 = 96ms
… (time doubles with every step)
1010 or higher = 24.58s
0010
(24ms)
ALC attack (gain ramp-down) time
0000 = 6ms
0001 = 12ms
0010 = 24ms
… (time doubles with every step)
1010 or higher = 6.14s
Table 64. ALC Control Registers
56
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
4.7.3.
Peak Limiter
To prevent clipping, the ALC circuit also includes a limiter function. If the ADC input signal exceeds
87.5% of full scale (–1.16dB), the PGA gain is ramped down at the maximum attack rate, until the
signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC
is enabled.
4.7.4.
Input Threshold
To avoid hissing during quiet periods, the ACS422x67 has an input threshold noise gate function that
compares the signal level at the inputs to a noise gate threshold. Below the threshold, the programmable gain can be held , or the ADC output can be muted. The threshold can be adjusted in increments of 1.5dB.
The noise gate activates when the signal-level at the input pin is less than the Noise Gate Threshold
(NGTH) setting.
The ADC output can be muted. Alternatively, the PGA gain can be held .
The threshold is adjusted in 1.5dB steps. The noise gate only works in conjunction with the ALC, and
always operates on the same channel(s) as the ALC.
4.7.4.1.
Register Address
Bit
Noise Gate Control Register
Label
Type
Default
Description
Noise gate threshold (compared to ADC full-scale
range)
00000 -76.5dBfs
00001 -75dBfs
… 1.5 dB steps
11110 -31.5dBfs
11111 -30dBfs
7:3
NGTH
[4:0]
2:1
NGG
[1:0]
RW
00
Noise gate type
X0 = PGA gain held
01 = mute ADC output
11 = reserved (do not use this setting)
0
NGAT
RW
0
Noise gate function enable
1 = enable
0 = disable
R12 (12h)
Noise Gate Control
(NGATE)
RW
00000
Table 65. NGATE Register
4.8.
Digital Microphone Support
Line Input 3 may be an analog line (mic) or digital microphone input depending on the part option.
The digital microphone interface permits connection of a digital microphone(s) to the CODEC via the DMIC_DAT, and
DMIC_CLK 2-pin interface. DMIC_DAT is an input that carries individual channels of digital microphone data to the
ADC. In the event that a single microphone is used, the data is ported to both ADC channels. This mode is selected
using a control bit and the left time slot is copied to the ADC left and right inputs.
The DMIC_CLK output is synchronous to the internal master (DSP) clock and is adjustable in 4 steps. Each step provides a clock that is a multiple of the chosen ADC base rate and modulator rate.The default frequency is 320/3 times
the ADC base rate for 32KHz, and 80 times the base rate for 44.1KHz and 48KHz base rates.
57
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
SDM Rate
DMIC_CLK
divisor
DMIC_CLK
40.960 MHz
12
3.413333 MHz
56.448 MHz
16
3.528 MHz
16
3.84 MHz
DMRate [1:0]
Base Rate
32 KHz
00
44.1 KHz
48 KHz
61.440 MHz
01
Full
10
11
00
01
Half
10
11
DSPCLK
32 KHz
40.960 MHz
16
2.56 Mhz
44.1 KHz
56.448 MHz
20
2.8224 MHz
48 KHz
61.440 MHz
20
3.072 MHz
32 KHz
40.960 MHz
20
2.048 Mhz
44.1 KHz
56.448 MHz
24
2.352 MHz
48 KHz
61.440 MHz
24
2.56 MHz
32 KHz
40.960 MHz
24
1.706667 Mhz
44.1 KHz
56.448 MHz
32
1.764 MHz
48 KHz
61.440 MHz
32
1.92 MHz
32 KHz
40.960 MHz
16
2.56 MHz
44.1 KHz
56.448 MHz
16
3.528 MHz
48 KHz
61.440 MHz
16
3.84 MHz
32 KHz
40.960 MHz
24
1.706667 MHz
44.1 KHz
56.448 MHz
24
2.352 MHz
48 KHz
61.440 MHz
24
2.56 MHz
32 KHz
40.960 MHz
32
1.28 MHz
44.1 KHz
56.448 MHz
32
1.764 MHz
48 KHz
61.440 MHz
32
1.92 MHz
32 KHz
40.960 MHz
40
1.024 MHz
44.1 KHz
56.448 MHz
40
1.4112 MHz
48 KHz
61.440 MHz
40
1.536 MHz
Table 66. DMIC Clock
The two DMIC data inputs are shown connected to the ADCs through the same multiplexors as the analog ports.
Although the internal implementation is different between the analog ports and the digital microphones, the functionality
is the same. In most cases, the default values for the DMIC clock rate and data sample phase will be appropriate and
an audio driver will be able to configure and use the digital microphones exactly like an analog microphone.
If the ADC path is powered down, the DMIC_CLK output will be driven low to place the DMIC element into a low power
state. (Many digital microphones will enter a low power state if the clock input is held at a DC level or toggled at a slow
rate.)
58
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
The codec supports the following digital microphone configurations:
Digital Mics
Data Sample
Notes
0
N/A
No Digital Microphones
Single Edge
When using a microphone that supports multiplexed operation (2-mics
can share a common data line), configure the microphone for “Left” and
select mono operation.
“Left” D-mic data is used for ADC left and right channels.
Double Edge
External logic required to support sampling on a single Digital Mic pin
channel on rising edge and second Digital Mic right channel on falling
edge of DMIC_CLK for those digital microphones that don’t support
alternative clock edge (multiplexed output) capability.
1
2
Table 67. Valid Digital Mic Configurations
Off-Chip
Digital
Microphone
On-Chip
Single Line In
DMIC_DAT
STEREO
ADC
PCM
MUX
Pin
DMIC_CLK
Pin
Stereo Channels
Output
On-Chip
Multiplexer
Single Microphone not supporting multiplexed output.
DMIC_DAT
Valid Data
Right
Channel
Valid Data
Valid Data
Left
Channel
DMIC_CLK
Single “Left” Microphone, DMIC input set to mono input mode.
DMIC_DAT
Valid Data
Valid Data
Valid Data
Valid Data
Left & Right
Channel
DMIC_CLK
Figure 21. Single Digital Microphone (data is ported to both left and right channels)
59
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Off-Chip
On-Chip
External
Multiplexer
Digital
Microphones
On-Chip
Multiplexer
DMIC_DAT
MUX
STEREO
ADC
PCM
MUX
Pin
Stereo Channels
Output
DMIC_CLK
Pin
Valid
Data R
DMIC_DAT
Right
Channel
Valid
Data L
Valid
Data R
Valid
Data L
Valid
Data R
Left
Channel
DMIC_CLK
Figure 22. Stereo Digital Microphone Configuration
4.8.1.
DMIC Register
Register Address
R36 (24h)
D-Mic Control
(DMICCTL)
Bit
Label
Type
Default
Description
7
DMicEn
RW
0
Digital Microphone Enable
0 = DMIC interface is disabled (DMIC_CLK low,
DMIC muted)
1 = DMIC interface is enabled
6:5
RSVD
R
00
Reserved
4
DMono
RW
0
0 = stereo operation, 1 = mono operation (left
channel duplicated on right)
3:2
DMPhAdj[1:0]
RW
00
Selects when the D-Mic data is latched relative to the
DMIC_CLK.
00 = Left data rising edge / right data falling edge
01 = Left data center of high / right data center of low
10 = Left data falling edge / right data rising edge
11 = Left data center of low / right data center of high
1:0
DMRate[1:0]
RW
00
Selects the DMIC clock rate: See table in text
Table 68. DMICCTL Register
60
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
5. DIGITAL AUDIO AND CONTROL INTERFACES
5.1.
Data Interface
For digital audio data, the ACS422x67 uses five pins to input and output digital audio data.
• ADCDOUT: ADC data output
• ADCLRCK: ADC data alignment clock
• ADCBCLK: Bit clock, for synchronization
• DACDIN: DAC data input
• DACLRCK: DAC data alignment clock
• DACBCLK: Bit clock, for synchronization
The clock signals ADCBCLK, ADCLRCK, DACBCLK, and DACLRCK are outputs when the ACS422x67 operates as a
master; they are inputs when it is a slave. Three different data formats are supported:
• Left justified
• Right justified
• I2S
All of these modes are MSB first.
5.2.
Master and Slave Mode Operation
The ACS422x67 can be used as either a master or slave device, selected by the MS Bit. When operating as a master,
the ACS422x67 generates ADCBCLK, ADCLRCLK, DACBCLK and DACLRCLK and controls sequencing of the data
transfer the data pins. In slave mode, the ACS422x67 provides data aligned to clocks it receives.
CODEC
ADCBCLK
ADCLRCLK
ADCDOUT
DACBCLK
DACLRCLK
DACDIN
DSP
ENCODER/
DECODER
Figure 23. Master mode
CODEC
ADCBCLK
ADCLRCLK
ADCDOUT
DACBCLK
DACLRCLK
DACDIN
DSP
ENCODER/
DECODER
Figure 24. Slave mode
61
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
5.3.
Audio Data Formats
The ACS422x67 supports 3 common audio interface formats and programmable clocking that provides broad compatibility with DSPs, Consumer Audio and Video SOCs, FPGAs, handset chipsets, and many other products.
In all modes, depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before
each LRCLK transition. If the converter word length is smaller than the number of clocks per sample in the frame then
the DAC will ignore (truncate) the extra bits while the ADC will zero pad the output data. If the converter word length
chosen is larger than the number of clocks available per sample in the frame, the ADC data will be truncated to fit the
frame and the DAC data will be zero padded.
5.4.
Left Justified Audio Interface
In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits
are then transmitted in order. The LRCLK signal is high when left channel data is present and low when right channel
data is present.
1/fs
Left Justified
Left Channel
Right Channel
LRCLK
BCLK
SDI / SDO
1
2
3
n-2 n-1
MSB
n
1
LSB
MSB
2
3
n
n-2 n-1
LSB
Word Length (WL)
Figure 25. Left Justified Audio Interface (assuming n-bit word length)
5.5.
Right Justified Audio Interface (assuming n-bit word length)
In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits
are transmitted in order. The LRCLK signal is high when left channel data is present and low when right channel data is
present.
1/fs
Right Justified
Left Channel
Right Channel
LRCLK
BCLK
SDI / SDO
1
2
3
n-2 n-1
MSB
n
1
LSB
MSB
2
3
n-2 n-1
n
LSB
Word Length (WL)
Figure 26. Right Justified Audio Interface (assuming n-bit word length)
62
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
5.6.
I2S Format Audio Interface
In I2S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to
the LSB are then transmitted in order.
1/fs
I2S
Left Channel
Right Channel
LRCLK
BCLK
1 BCLK
SDI / SDO
1
2
1 BCLK
3
n-2 n-1
MSB
n
1
LSB
2
3
n-2 n-1
MSB
n
LSB
Word Length (WL)
Figure 27. I2S Justified Audio Interface (assuming n-bit word length)
5.7.
Data Interface Registers
5.7.1.
Audio Data Format Control Register
Register Address
R19 (13h)
Digital Audio Interface
Format
(AIC1)
Bit
Label
Type
Default
7
RSVD
R
0
Reserved
6
BCLKINV
RW
0
BCLK invert bit (for master and slave modes)
0 = BCLK not inverted
1 = BCLK inverted
5
MS
RW
0
Master / Slave Mode Control
1 = Enable Master Mode
0 = Enable Slave Mode
4
LRP
RW
0
Right, left and I2S modes – LRCLK polarity
1 = invert LRCLK polarity
0 = normal LRCLK polarity
10
Audio Data Word Length
11 = 32 bits
10 = 24 bits
01 = 20 bits
00 = 16 bits
10
Audio Data Format Select
11 = Reserved
10 = I2S Format
01 = Left justified
00 = Right justified
3:2
1:0
WL[1:0]
FORMAT[1:0]
RW
RW
Description
Table 69. AIC1 Register
63
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
5.7.2.
Audio Interface Output Tri-state
TRI is used to tri-state the ADCDOUT, ADCLRCK, DACLRCK, ADCBCLK, and DACBCLK pins. In Slave mode (MASTER=0) only ADCDOUT will be tri-stated since the other pins are configured as inputs. The Tri-stated pins are pulled
low with an internal pull-down resistor unless that resistor is disabled.
Register Address
Bit
7:6
R20 (14h)
Audio Interface
Control 2
(AIC2)
5:4
Label
DACDSEL[1:0]
ADCDSEL[1:0]
Type
RW
RW
Default
Description
00
00: left DAC = left I2S data; right DAC = right I2S data
01: left DAC = left I2S data; right DAC = left I2S data
10: left DAC = right I2S data; right DAC = right I2S data
11: left DAC = right I2S data; right DAC = left I2S data
00
00: left I2S data = left ADC; right I2S data = right ADC
01: left I2S data = left ADC; right I2S data = left ADC
10: left I2S data = right ADC; right I2S data = right ADC
11: left I2S data = right ADC; right I2S data = left ADC
Tri-states ADCDOUT, ADCLRCLK, DACLRCLK,
ADCBCLK, and DACBCLK pins.
0 = ADCDOUT is an output, ADCLRCK, DACLRCLK,
ADCBCLK, and DACBCLK are inputs (slave mode) or
outputs (master mode)
1 = ADCDOUT, ADCLRCK, DACLRCLK, ADCBCLK, and
DACBCLK are high impedance
3
TRI
RW
0
2:0
BLRCM[2:0]
RW
000
Bitclock and LRClock mode. See Table Below
Table 70. AIC2 Register
5.7.3.
Audio Interface Bit Clock and LR Clock configuration
Although the DAC and ADC interfaces implement separate Bit Clock and LR Clock pins, it is also possible to share one
or both of the clocks.
the following restrictions must be observed when the BCLK from one path (DAC or ADC) is combined with the LRCLK
from the other path (ADC or DAC) as described by the Bit Clock and LR Clock Mode Selection table below:
1. Both the DAC and ADC must be programmed for the same sample rate
2. Both the DAC and ADC must be programmed for the same number of clocks per frame
3. When in slave mode, the DAC and ADC data must be aligned relative to the provided BCLK and
LRCLK (this is guaranteed in master mode)
4. The DAC and ADC must be powered down when changing the BLRCM mode
5. If sharing the BCLK from one path (DAC or ADC) and the LRCLK from the other path (ADC or
DAC), shut down both the DAC and ADC before programming the sample rate and clocks per
frame for either. (Again, both must match.)
64
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
5.7.4.
Bit Clock and LR Clock Mode Selection
MS
BLRCM
[2:0]
MODE1
DAC
BCLK
ADC
BCLK
DAC
LRCLK
ADC
LRCLK
0
000
Independent
Input for playback path
input for record path
Input for playback path
input for record path
0
001
Independent
Input for playback path
input for record path
Input for playback path
input for record path
0
010
Shared BCLK
(DAC)
Input for playback and
record
unused
Input for playback path
input for record path
0
011
Shared BCLK
& LRCLK
(DAC)
Input for playback and
record
unused
Input for playback and
record
unused
0
100
Shared
BCLK (DAC)
& LRCLK
(ADC)
Input for playback and
record
unused
unused
Input for playback and
record
0
101
Shared BCLK
(ADC)
unused
Input for playback and
record
Input for playback path
input for record path
0
110
Shared
BCLK (ADC)
& LRCLK
(DAC)
unused
Input for playback and
record
Input for playback and
record
unused
0
111
Shared BCLK
& LRCLK
(ADC)
unused
Input for playback and
record
unused
Input for playback and
record
1
000
Independent
(off if
converter off)
Output for playback path
(off when DACs off)2
Output for record path
(Off when ADC off)3
Output for playback
path (off when DACs
off)
Output for record path
(off when ADCs off)
1
001
Independent Output for playback path
(off if all
(off when DACs and
converters off)
ADCs off)
Output for record path
(off when DACs and
ADCs off)
Output for playback
path (off when DACs
and ADCs off)
Output for record path
(off when DACs and
ADCs off)
1
010
Shared BCLK
(DAC)
Output for playback and
record (stays on if either
DAC or ADC on)
unused (off)
Output for playback
path (Off if DAC is off)
Output for record path
(off when ADCs off)
1
011
Shared BCLK
& LRCLK
(DAC)
Output for playback and
record (stays on if either
DAC or ADC on)
unused (off)
Output for playback
and record (stays on if
either DAC or ADC on)
unused (off)
1
100
Shared
BCLK(DAC)&
LRCLK(ADC)
Output for playback and
record (stays on if either
DAC or ADC on)
unused (off)
unused (off)
Output for playback
and record (stays on if
either DAC or ADC on)
1
101
Shared BCLK
(ADC)
unused (off)
Output for playback and
record (stays on if either
DAC or ADC on)
Output for playback
path (Off if DAC is off)
Output for record path
(off when ADCs off)
1
110
Shared
BCLK(ADC)&
LRCLK(DAC)
unused (off)
Output for playback and
record (stays on if either
DAC or ADC on)
Output for playback
and record (stays on if
either DAC or ADC on)
unused (off)
1
111
Shared BCLK
&
LRCLK(ADC)
unused (off)
Output for playback and
record (stays on if either
DAC or ADC on)
unused (off)
Output for playback
and record (stays on if
either DAC or ADC on)
Table 71. Bit Clock and LR Clock Mode Selection
1.When sharing both the BCLK and LRCLK between the DAC and ADC interfaces, both the DAC and ADC must be programmed
for the same rate, the same number of clocks per frame, and data must be aligned the same with respect to LRCLK. Disable
all converters before changing modes.
2.DAC (playback path) is off when HPL, HPR, SPKL, and SPKR power states are off.
65
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
3.ADC (record path) is off when ADCL, and ADCR power states are off (PGA, D2S, Boost power states are not
considered.)
5.7.5.
ADC Output Pin State
Tri-state (TRI)
Record Path
Power State
ADC Data Out
Pull-down (ADOPDD)
ADC Data Out
State
Off
0
Off, pulled-low
Off
1
Off, floating
On
NA
Active
NA
0
Off, pulled-low
NA
1
Off, floating
0
1
Table 72. ADC Data Output pin state
5.7.6.
Audio Interface Control 3 Register
Register Address
R21 (15h)
Audio Interface
Control 3
(AIC3)
Bit
Label
Type
Default
Description
7:6
5
RSVD
ADOPDD
R
RW
0
0
4
ALRPDD
RW
0
Reserved
ADCDOUT Pull-Down Disable
0 = Pull-Down active when tri-stated or the ADC path
is powered down.
1 = Pull-Down always disabled
ADCLRCLK Pull-Down Disable
0 = Pull-Down active when configured as input
1 = Pull-Down always disabled
3
ABCPDD
RW
0
ADCBCLK Pull-Down Disable
0 = Pull-Down active when configured as input
1 = Pull-Down always disabled
2
DDIPDD
RW
0
DACDIN Pull-Down Disable
0 = Pull-Down active
1 = Pull-Down always disabled
1
DLRPDD
RW
0
DACLRCLK Pull-Down Disable
0 = Pull-Down active when configured as input
1 = Pull-Down always disabled
0
DBCPDD
RW
0
DACBCLK Pull-Down Disable
0 = Pull-Down active when configured as input
1 = Pull-Down always disabled
Table 73. AIC3 Register
5.8.
Bit Clock Mode
The default master mode bit clock generator automatically produces a bit clock frequency based on the sample rate
and word length. When enabled by setting the appropriate BCM bits, the bit clock mode (BCM) function overrides the
default master mode bit clock generator to produce the bit clock frequency shown below: Note that selecting a word
length of 24-bits in Auto mode generates 64 clocks per frame (64fs)
66
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
.
Register Address
R23/R25 (17h/19h
ADC/DAC Sample
Rate Control
Bit
Label
ABCM[1:0]
DBCM[1:0]
7:6
Type
RW
Default
00
Description
BCLK Frequency
00 = Auto
01 = 32 x fs
10 = 40 x fs
11 = 64 x fs
Table 74. Master Mode BCLK Frequency Control Register
The BCM mode bit clock generator produces 16, 20, or 32 bit cycles per sample.
LRCLK
Fs x 64
Fs x 40
Fs x 32
Figure 28. Bit Clock mode
Note: The clock cycles are evenly distributed throughout the frame (true multiple of LRCLK not a
gated clock.)
5.9.
Control Interface
The registers are accessed through a serial control interface using a multi-word protocol comprised of 8-bit words. The
first 8 bits provide the device address and Read/Write flag. In a write cycle, the next 8 bits provide the register address;
all subsequent words contain the data, corresponding to the 8 bits in each control register.The control interface operates using a standard 2-wire interface, as a slave device only.
5.9.1.
Register Write Cycle
The controller indicates the start of data transfer with a high to low transition on SDA while SCL
remains high, signalling that a device address and data will follow. All devices on the 2-wire bus
respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit,
MSB first). If the device address received matches the address of the ACS422x67 and the R/W bit is
‘0’, indicating a write, then the ACS422x67 responds by pulling SDA low on the next clock pulse
(ACK); otherwise, the ACS422x67 returns to the idle condition to wait for a new start condition and
valid address.
Once the ACS422x67 has acknowledged a correct device address, the controller sends the
ACS422x67 register address. The ACS422x67 acknowledges the register address by pulling SDA
low for one clock pulse (ACK). The controller then sends a byte of data (B7 to B0), and the
ACS422x67 acknowledges again by pulling SDA low.
When there is a low to high transition on SDA while SCL is high, the transfer is complete. After
receiving a complete address and data sequence the ACS422x67 returns to the idle state. If a start
or stop condition is detected out of sequence, the device returns to the idle condition.
67
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
SCL
Device Address DA[6:0]
SDA
nW
Register Address RA[7:0]
Register Data RD[7:0]
ACK
ACK
ACK
START
STOP
Figure 29. 2-Wire Serial Control Interface
The ACS422x67 has device address D2.
5.9.2.
Multiple Write Cycle
The controller may write more than one register within a single write cycle. To write additional registers, the controller will not generate a stop or start (repeated start) command after receiving the
acknowledge for the second byte of information (register address and data). Instead the controller
will continue to send bytes of data. After each byte of data is received, the register address is incremented.
SCL
Device Address DA[6:0]
SDA
nW
Register Address RA[7:0]
ACK
Register Data RD[7:0]
ACK
Register Data RD[7:0]
@RA[7:0]+1
ACK
Register Data RD[7:0]
@RA[7:0]+n
ACK
ACK
START
STOP
Register Write 1
Register Write 2 ...
Register Write n
Figure 30. Multiple Write Cycle
5.9.3.
Register Read Cycle
The controller indicates the start of data transfer with a high to low transition on SDA while SCL
remains high, signalling that a device address and data will follow. If the device address received
matches the address of the ACS422x67 and the R/W bit is ‘0’, indicating a write, then the
ACS422x67 responds by pulling SDA low on the next clock pulse (ACK); otherwise, the ACS422x67
returns to the idle condition to wait for a new start condition and valid address.
Once the ACS422x67 has acknowledged a correct address, the controller sends a restart command
(high to low transition on SDA while SCL remains high). The controller then re-sends the devices
address with the R/W bit set to ‘1’ to indicate a read cycle.The ACS422x67 acknowledges by pulling
SDA low for one clock pulse. The controller then receives a byte of register data (B7 to B0).
For a single byte transfer, the host controller will not acknowledge (high on data line) the data byte
and generate a low to high transition on SDA while SCL is high, completing the transfer. If a start or
stop condition is detected out of sequence, the device returns to the idle condition.
68
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
SCL
Device Address DA[6:0]
SDA
Register Address RA[7:0]
nW
Device Address DA[6:0]
ACK
START
Register Data RD[7:0]
R
ACK
nACK
ACK
STOP
RESTART
Figure 31. Read Cycle
The ACS422x67 has device address D2.
5.9.4.
Multiple Read Cycle
The controller may read more than one register within a single read cycle. To read additional registers, the controller
will not generate a stop or start (repeated start) command after sending the acknowledge for the byte of data. Instead
the controller will continue to provide clocks and acknowledge after each byte of received data. The codec will automatically increment the internal register address after each register has had its data successfully read (ACK from host) but
will not increment the register address if the data is not received correctly by the host (nACK from host) or if the bus
cycle is terminated unexpectedly (however the EQ/Filter address will be incremented even if the register address is not
incremented when performing EQ/Filter RAM reads). By automatically incrementing the internal register address after
each byte is read, all the internal registers of the codec may be read in a single read cycle.
S
DA[6:0]
nW ACK
RA[7:0]
ACK Sr
DA[6:0]
Set Register Address
R
ACK
RD[7:0]
ACK
Read Register @ RA[7:0]
RD[7:0]
Read Register
@ RA[7:0] + 1
ACK
RD[7:0]
nACK
P
Read Register
@ RA[7:0] + n
Figure 32. Multiple Read Cycle
5.9.5.
Device Addressing and Identification
The ACS422x67 has a default slave address of D2. However, it is sometimes necessary to use a different address. The ACS422x67 has a device address register for this purpose. The part itself has
an 8-bit Identification register and an 8-bit revision register that provide device specific information
for software. In addition, an 8-bit programmable subsystem ID register can allow firmware to provide
a descriptive code to higher level software such as an operating system driver or application software.
5.9.5.1.
•
Device Registers
Device Address Register
Register Address
R124 (7Ch)
DEVADR
Bit
Label
Type
Default
7:1
ADDR[7:1]
RW
1101001 7-bit slave address
0
RSVD
R
0
Description
Not used - this bit is the R/nW bit in the 2-wire
protocol.
Table 75. DEVADRl Register
69
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
•
Device Identification Registers
Bit
Label
Type
Default
Description
R126 (7Eh)
DEVIDH
Register Address
7:0
DID[15:8]
R
xxh
R125 (7Dh)
DEVIDL
7:0
DID[7:0]
R
xxh
16-bit device identification number. The ACS422x67
has programmable clocking that will drive different
device IDs for each configuration. Contact IDT.
Table 76. DEVID H&L Registers
•
Device Revision Register
Register Address
R127 (7Fh)
REVID
Bit
Label
Type
Default
Description
7:4
MAJ[3:0]
R
xh
4-bit major revision number. Contact IDT.
3:0
MNR[3:0]
R
xh
4-bit minor revision number. Contact IDT.
Table 77. REVID Register
Note: Contact IDT for device and revision information.
5.9.5.2.
Register Reset
The ACS422x67 registers may be reset to their default values using the reset register. Writing a special, non-zero value to this register causes all other registers to assume their default states. Device
status bits will not necessarily change their values depending on the state of the device.
Register Address
R128 (80h)
RESET
Bit
7:0
Label
Reset[7:0]
Type
RW
Default
Description
00h
Reset register
Writing a value of 85h will cause registers to assume
their default values. Reading this register returns 00h
Table 78. RESET Register
70
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
6. AUDIO CLOCK GENERATION
6.1.
Internal Clock Generation
6.1.1.
Audio Master Clock (ACLK)
In addition to providing external clocks, the PLL block will also provide two clocks for the audio portion of the device. They are
• 122.880 MHz (2560 x 48 KHz)
• 112.896 (2560 x 44.1 KHz)
It is important that the crystal oscillator and needed PLLs remain on until all audio functions, including jack detection, are disabled.
6.1.2.
External MCLK or XTAL
MCLK and XLTAL frequency is optimized for 11.2896MHz or 12.288MHz. Other frequencies are
acceptable, but please contact your IDT support representative for assistance in ensuring compatibility.
6.2.
ACLK Clocking and Sample Rates
The ACS422x67 utilizes internal PLLs to generate the audio master clock (ACLK) at 56.448MHz (22.5792MHz *2.5)
and 61.44MHz (24.576 *2.5). It then generates audio sample rates directly from the master clock. The ADC and DAC
do not need to run at the same sample rate unless they are sharing BCLK and LRCLK pins. Disable the appropriate
converters before programming the mode or rate, especially if the DAC and ADC are programmed to share the same
BCLK and LRCLK. After changing rate, a delay of up to 5mS may be needed for the part to properly lock PLLs, flush filters, etc.
Register Address
R23 (17h)
ADC Sample Rate
Control
(ADCSR)
Bit
Label
Type
Default
Description
7:6
ABCM[1:0]
RW
00
ADC Bit Clock Mode (for data interface ADCBCLK
generation in master mode)
00 = Auto
01 = 32x fs
10 = 40x fs
11 = 64x fs
5
RSVD
R
0
Reserved
10
ADC Base Rate
00 = 32KHz
01 = 44.1KHz
10 = 48KHz
11 = Reserved
010
ADC Base Rate Multiplier
000 = 0.25x
001 = 0.50x
010 = 1x
011 = 2x
100-111 = Reserved
4:3
2:0
ABR[1:0]
ABM[2:0]
RW
RW
Table 79. ADCSR Register
71
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Register Address
R25 (19h)
DAC Sample Rate
Control
(DACSR)
Bit
Label
Type
Default
Description
7:6
DBCM[1:0]
RW
00
DAC Bit Clock Mode (for data interface DACBCLK
generation in master mode)
00 = Auto
01 = 32x fs
10 = 40x fs
11 = 64x fs
5
RSVD
R
0
Reserved
10
DAC Base Rate
00 = 32KHz
01 = 44.1KHz
10 = 48KHz
11 = Reserved
010
DAC Base Rate Multiplier
000 = 0.25x
001 = 0.50x
010 = 1x
011 = 2x
100-111 = Reserved
4:3
2:0
DBR[1:0]
RW
DBM[2:0]
RW
Table 80. DACSR Register
The clocking of the ACS422x67 is controlled using the BR[1:0] and BM[2:0] control bits. Each value
of BR[1:0] + BM[2:0]selects one combination of ACLK division ratios and hence one combination of
sample rates
The BR[1:0] and BM[2:0] bits must be set to configure the appropriate ADC and DAC sample rates in
both master and slave mode.
BR [1:0]
00
BM [2:0]
ACLK
8 kHz (ACLK/5120)
001
16 kHz (ACLK/2560)
010
40.96 MHz
011
Reserved
Reserved
000
11.025 kHz (ACLK/5120)
010
22.05 kHz (ACLK/2560)
56.448MHz
011
11
44.1 kHz (ACLK/1280)
88.2 kHz (ACLK/640)
100-111
Reserved
000
12 kHz (ACLK/5120)
001
10
32 kHz (ACLK/1280)
100-111
001
01
SAMPLE RATE
000
010
24 kHz (ACLK/2560)
61.44 MHz
48 kHz (ACLK/1280)
011
96 kHz (ACLK/640)
100-111
Reserved
000-111
-
Reserved
Table 81. ACLK and Sample Rates
72
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
6.3.
DAC/ADC Modulator Rate Control
The power consumption and audio quality may be adjusted by changing the converter modulator rate. By default the
DAC and ADC Sigma-Delta modulators run at a high rate for the best audio quality. The modulator rates for the converters may be forced to run at half their nominal rate to conserve power. A third option allows the modulator rate to
automatically drop to half rate when low sampling rates are chosen (1/2 or 1/4 the base rate.) The DACs and ADCs are
independently controlled.
Register Address
Bit
7:6
R31 (1Fh)
CONFIG0
Label
ASDM[1:0]
Type
Default
RW
Description
10h
ADC Modulator Rate
00 = Reserved
01 = Half
10 = Full
11 = Auto
5:4
DSDM[1:0]
RW
10h
DAC Modulator Rate
00 = Reserved
01 = Half
10 = Full
11 = Auto
3:2
RSVD
R
0h
Reserved for future use.
1
dc_bypass
RW
0
1 = bypass DC removal filter
(WARNING DC content can damage speakers)
0
sd_force_on
R
0
1 = supply detect forced on. 0 = supply detect on
when needed (COP, UVLO enabled).
Table 82. CONFIG0 Register
DSDM[1:0]
ASDM[1:0]
00
BM [2:0]
Modulator Rate
NA
Reserved
000 (1/4x)
01
001 (1/2x)
010 (1x)
Half
011 (2x)
000 (1/4x)
10
001 (1/2x)
010 (1x)
Full
011 (2x)
11
000 (1/4x)
Auto (Half)
001 (1/2x)
Auto (Half)
010 (1x)
Auto (Full)
011 (2x)
Auto (Full)
Table 83. SDM Rates
73
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
7. CHARACTERISTICS
7.1.
Electrical Specifications
7.1.1.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ACS422x67. These
ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods can affect product reliability. Electrical parameters are guaranteed only over the
recommended operating temperature range.
Item
Maximum Rating
Voltage on any pin relative to Ground
Vss - 0.3V TO Vdd + 0.3V
Operating Temperature
0 oC TO 70 oC
Storage Temperature
-55 oC TO +125 oC
Soldering Temperature
260 oC
MICBias Output Current
3mA
Amplifier Maximum Supply Voltage
6 Volts = PVDD
Audio Maximum Supply Voltage
3 Volts = AVDD/CPVDD
Digital I/O Maximum Supply Voltage
3.6 Volts = DVDD_IO
Digital Core Maximum Supply Voltage
2.0 Volts = DVDD
Table 84. Electrical Specification: Maximum Ratings
7.1.2.
Recommended Operating Conditions
Parameter
Power Supplies
Min.
DVDD_Core
Typ.
1.4
Max.
Units
2.0
V
DVDD_IO
1.4
3.5
AVDD/CPVDD
1.7
2.0
PVDD
3.0
5.25
V
70
oC
90
oC
Ambient Operating Temperature
Analog - 5 V
Case Temperature
Tcase
0
25
Table 85. Recommended Operating Conditions
ESD: The ACS422x67 is an ESD (electrostatic discharge) sensitive device. The human body and test equipment can
accumulate and discharge electrostatic charges up to 4000 Volts without detection. Even though the ACS422x67 implements
internal ESD protection circuitry, proper ESD precautions should be followed to avoid damaging the functionality or
performance.
74
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
7.2.
Device Characteristics
(Tambient = 25 ºC, DVDD_CORE=DVDD_IO=AVDD=1.9V, PVDD=3.6V, 997Hz signal, fs=48KHz, Input Gain=0dB, 24-bit audio)
Parameter
Symbol
Test Conditions
Min
Typ
Max
Unit
Analog Inputs (LIN1, LIN2, LIN3, RIN1, RIN2, RIN3)
L/RIN1,2,3 Single Ended
0.5
-6
Vrms
dBV
L/RIN1,2,3 Differential Mic
0.5
-6
Vrms
dBV
Input Impedance
50
Kohm
Input Capacitance
10
pF
Full Scale Input Voltage
VFSIV
Analog Input Boost Amplifier
Programmable Gain Min
0.0
dB
Programmable Gain Max
30.0
dB
Programmable Gain Step Size
10.0
dB
Programmable Gain Min
-17.25
dB
Programmable Gain Max
30.0
dB
0.75
dB
Analog Input PGA
Programmable Gain Step Size
Guaranteed Monotonic
Digital Volume Control Amplifier
Programmable Gain Min
-97
dB
Programmable Gain Max
30.0
dB
Programmable Gain Step Size
Guaranteed Monotonic
Mute Attenuation
0.5
dB
-999
dB
90
dB
-80
0.01
dB
%
Analog Inputs (LIN1/RIN1, LIN2/RIN2 Differential) to ADC
Signal To Noise Ratio
SNR
A-weighted 20-20KHz
Total Harmonic Distortion +
Noise
THD+N
-1dBFS input
Analog Inputs (LIN1, LIN2, LIN3, RIN1, RIN2, RIN3 Single Ended) to ADC
Signal To Noise Ratio
Total Harmonic Distortion +
Noise
SNR
THD+N
A-weighted 20-20KHz
-1dBFS input
ADC channel Separation
997Hz full scale signal
Channel Matching
997Hz signal
90
dB
-80
0.01
dB
%
70
dB
2
%
DAC to Line-Out (HPL, HPR with 10K / 50pF load)
Signal to Noise Ratio1
SNR
A-weighted
102
dB
Total Harmonic Distortion
+Noise2
THD+N
997Hz full scale signal
-84
dB
Channel Separation
997Hz full scale signal
70
dB
-999
dB
RL = 10Kohm
1.0
Vrms
RL = 16ohm
Mute attenuation
Headphone Outputs (HPL, HPR)
Full Scale Output Level
VFSOV
Output Power
PO
997Hz full scale signal,
RL = 16ohm
Signal to Noise Ratio
SNR
A-weighted, RL = 16ohm
0.75
Vrms
35
mW (ave)
102
dB
Table 86. Device Characteristics
75
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Parameter
Total Harmonic Distortion
+Noise
Symbol
THD+N
Test Conditions
Min
Typ
Max
Unit
RL = 16ohms, -3dBFS
-76
dB
RL = 32ohms, -3dBFS
-78
dB
3.0
2.1
Vrms
Speaker Outputs (L+, L-, R+, R- with 8ohms bridge-tied load)
Full Scale Output Level
Output Power
VFSOV
PVDD=5V
PVDD=3.6V
PO
997Hz full scale signal, output
power mode disabled
PVDD=5V, 8ohm
PVDD=3.6V, 8ohm
PVDD = 5V, 4 ohm
DIDD = 3.6V, 4 ohm
Signal to Noise Ratio
SNR
A-weighted
Total Harmonic Distortion +
Noise
THD+N
5V/8ohms/0.5W
Speaker Supply Leakage
Current
IPVDD
Efficiency
h
1
0.5
W(ave)
2
1
W(ave)
PVDD=3.6V RL=8,PO = 0.5W
PVDD=5V RL=8,PO = 1W
PVDD=3.6V RL=4,PO = 1W
PVDD=5V RL=4,PO = 2W
90
dB
0.05
%
1
uA
87
87
83
83
%
Analog Voltage Reference Levels
Charge Pump Output
V-
-5%
-AVDD
+100mV
+5%
V
-
2.5
-
V
3
mA
Microphone Bias
Bias Voltage
VMICBIAS
BIAS current Source
Power Supply Rejection Ratio
PSRRMICBIAS
3.3V<PVDD<5.25V
80
dB
3.0V<PVDD<3.3V
40
dB
Digital Input/Output
ADC/DAC BCLK input rate
Fmax
30
I2S BCLK/LRCLK ratio
32
MHz
1022
clocks/
frame
0.7x
Input High Level
VIH
Input LOW Level
VIL
Output High Level
VOH
IOH=-1mA
Output LOW Level
VOL
IOL=1mA
V
DVDD_
IO
0.3x
DVDD_IO
0.9x DVDD_IO
V
0.1xDVDD_IO
Input Capacitance
5
Input Leakage
-0.9
V
V
pF
0.9
uA
ESD / Latchup
IEC1000-4-2
1
Level
JESD22-A114-B
2
Class
JESD22-C101
4
Class
Table 86. Device Characteristics
1.Ratio of Full Scale signal to idle channel noise output is measured “A weighted” over a 20 Hz to a 20 kHz bandwidth.
(AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
2.THD+N ratio as defined in AES17 and outlined in AES6id,non-weighted, swept over 20 Hz to 20 kHz bandwidth.
76
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
7.3.
Typical Power Consumption
DVDD_IO
PVDD
DVDD_CORE
(V)
(V)
IDVDD_I IDVDD_CO
PTOTAL
O
RE
(mW)
(mA)
(mA)
IAVDD
(mA)
IPVDD
(mA)
1.9
11
0
2
8
40
Full scale 1Vrms/10Kohm, does not
include PLL/clock buffer section.
fs=48kHz, stereo.
3.6
1.9
60
0
2
8
133
Full scale 800mVrms/16ohm; does
not include PLL/clock buffer section.
fs=48kHz, stereo.
1.9
3.6
1.9
<1
329
2
9
1206
Full scale 500mW/8ohms; includes
load but not PLL/clock buffer section.
fs=48kHz, stereo.
1.9
3.6
1.9
8
0
2
6
28
Mode
AVDD
(V)
Playback to
Headphone
only
1.9
3.6
Playback to
Headphone
only
1.9
Playback to
Speaker
only
Record only
Notes
Full scale 500mVrms; does not
include PLL/clock buffer section.
fs=48kHz, stereo.
Table 87. Typical Power Consumption
7.4.
Low Power Mode Power Consumption
DVDD_IO
PVDD
DVDD_CORE
(V)
(V)
IDVDD_I IDVDD_CO
PTOTAL
O
RE
(mW)
(mA)
(mA)
IAVDD
(mA)
IPVDD
(mA)
1.9
7
<1
2
7
29
Full scale 1Vrms/10Kohm, does not
include PLL/clock buffer section.
fs=48kHz, stereo.
3.6
1.9
49
<1
2
7
110
Full scale 707mVrms/16ohm/1%;
does not include PLL/clock buffer
section. fs=48kHz, stereo.
1.9
3.6
1.9
<1
336
2
7
1228
Record only
1.9
3.6
1.9
3
0
1
5
17
Full scale 500mVrms; does not
include PLL/clock buffer section.
fs=48kHz, stereo.
Record only
1.9
3.6
1.9
3
0
<1
4
12
Full scale 500mVrms; does not
include PLL/clock buffer section.
fs=8kHz, stereo.
Mode
AVDD
(V)
Playback to
Headphone
only
1.9
3.6
Playback to
Headphone
only
1.9
Playback to
Speaker
only
Notes
500mW/8ohms; includes load but not
PLL/clock buffer section. fs=48kHz,
stereo.
Table 88. Low power mode power consumption
Low Power Settings
1) DAC/ADC modulators set to half rate
2) Constant Output Power function disabled
3) All unused functions disabled (for example, Input PGA, Input mux, and ADC disabled for playback
tests)
4) Register 0x73=0x06
5) Register 0x75=0x02
6) PLL block power consumption not included
77
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
8. REGISTER MAP
Register
(D15:9)
Name
Remarks
Bit[7]
Bit[6]
Bit[5]
Bit[4]
Bit[3]
Bit[2]
Bit[1]
Bit[0]
Default
R0 (00h)
HPVOLL
Left HP volume
HPVOL_L[6:0]
77h
R1 (01h)
HPVOLR
Right HP volume
HPVOL_R[6:0]
77h
6Fh
R2 (02h)
SPKVOLL
SPKR Left volume
SPKVOL_L[6:0]
R3 (03h)
SPKVOLR
SPKR Right volume
SPKVOL_R[6:0]
R4 (04h)
DACVOLL
Left DAC volume
DACVOL_L[7:0]
R5 (05h)
DACVOLR
Right DAC volume
DACVOL_R[7:0]
FFh
R6 (06h)
ADCVOLL
Left ADC volume
ADCVOL_L[7:0]
BFh
R7 (07h)
ADCVOLR
Right ADC volume
R8 (08h)
INVOLL
Left Input volume
IZCL
INVOL_L
17h
R9 (09h)
INVOLR
Right Input volume
IZCR
INVOL_R
17h
R10 (0Ah)
VUCTL
Volume Update Control
R11 (0Bh)
INMODE
ADC input mode
R12 (0Ch)
INSELL
ADCL signal path
INSEL_L[1:0]
MICBST_L[1:0]
00h
R13 (0Dh)
INSELR
ADCR signal path
INSEL_R[1:0]
MICBST_R[1:0]
00h
R14 (0Eh)
ALC0
ALC0
R15 (0Fh)
ALC1
ALC1
R16 (10h)
ALC2
ALC2
R17 (11h)
ALC3
ALC3
R18 (12h)
NGATE
Noise Gate
R19 (13h)
AIC1
Audio Interface 1
R20 (14h)
AIC2
Audio Interface 2
R21 (15h)
AIC3
Audio Interface 3
R22 (16h)
CNVRTR0
ADC Control
R23 (17h)
ADCSR
ADC Sample rate
R24 (18h)
CNVRTR1
DAC Control
6Fh
FFh
ADCVOL_R[7:0]
ADCFade
DACFade
INVOLU
BFh
ADCVOLU
DACVOLU
SPKVOLU
ALC MODE
00h
ALCSEL[1:0]
00h
ALCL[3:0]
MINGAIN[2:0]
HLD[3:0]
00h
ATK[3:0]
32h
NGTH[4:0]
BCLKINV
LRP
WL[1:0]
ADCDSEL[1:0]
ADOPDD
ADCPOLL
AMONOMIX[1:0]
DBCM[1:0]
00h
0Ah
BLRCM[2:0]
00h
ABCPDD
DDIPDD
DLRPDD
DBCPDD
00h
ADCMU
HPOR
ADCHPDR
ADCHPDL
08h
ABR[1:0]
DMONOMIX[1:0]
NGAT
FORMAT[1:0]
TRI
ALRPDD
ABCM[1:0]
DACPOLL
7Bh
NGG[1:0]
MS
DACDSEL[1:0]
DACPOLR
C0h
DS
MAXGAIN[2:0]
DCY[3:0]
ADCPOLR
HPVOLU
ABM[2:0]
DACMU
R25 (19h)
DACSR
DAC Sample rate
R26 (1Ah)
PWRM1
Pwr Mgmt (1)
BSTL
BSTR
PGAL
PGAR
ADCL
R27 (1Bh)
PWRM2
Pwr Mgmt (2)
D2S
HPL
HPR
SPKL
SPKR
EQ2SW1
EQ2SW0
EQ1SW1
12h
DEEMPH
DBR[1:0]
08h
DBM[2:0]
ADCR
12h
DIGENB
00h
VREF
00h
R28 (1Ch)
CTL
Additional control
HPSWEN
HPSWPOL
R29 (1Dh)
THERMTS
Temp Sensor Control
TripHighStat
TripLowStat
R30 (1Eh)
THERMSPKR1
Speaker Thermal Algorithm
Control
ForcePwd
InstCutMod
e
R31 (1Fh)
CONFIG0
CONFIG0
ASDM1
ASDM0
R32 (20h)
CONFIG1
CONFIG1
EQ2_EN
EQ2_BE2
R33 (21h)
GAINCTL
Gain Control
zerodet_flag
R34 (22h)
COP1
Constant Output Power1
COPAtten
R35 (23h)
COP2
Constant Output Power2
R36 (24h)
DMICCTL
D-Mic Control
DMono
DMPhAdj1
DMPhAdj0
DMRate1
DMRate0
R37 (25h)
CLECTL
CMPLMTCTL
Lvl_Mode
WindowSel
Exp_En
Limit_En
Comp_En
00h
R38 (26h)
MUGAIN
CLEMakeUpGain
CLEMUG4
CLEMUG3
CLEMUG2
CLEMUG1
CLEMUG0
00h
R39 (27h)
COMPTH
Compressor Threshold
COMPTH4
COMPTH3
COMPTH2
COMPTH1
COMPTH0
00h
R40 (28h)
CMPRAT
Compressor Ratio
CMPRAT4
CMPRAT3
CMPRAT2
CMPRAT1
CMPRAT0
00h
R41 (29h)
CATKTCL
Comp Attack time const Low
CATKTC7
CATKTC6
CATKTC5
CATKTC4
CATKTC3
CATKTC2
CATKTC1
CATKTC0
00h
R42(2Ah)
CATKTCH
Comp Attack time const High
CATKTC15
CATKTC14
CATKTC13
CATKTC12
CATKTC11
CATKTC10
CATKTC9
CATKTC8
00h
TripSplit[1:0]
TripShift[1:0]
IncRatio[1:0]
IncStep[1:0]
DSDM1
DSDM0
EQ2_BE1
EQ2_BE0
zerodetlen1
zerodetlen0
COPGain
EQ1_BE2
COMPTH5
TSDEN
TOEN
00h
Poll[1:0]
09h
DecStep[1:0]
81h
dc_bypass
sd_force_on
EQ1_BE1
EQ1_BE0
auto_mute
A0h
00h
24h
COPTarget[4:0]
AvgLength[3:0]
DMicEn
COMPTH6
EQ1_EN
HDeltaEn
HDCOMP
MODE
COMPTH7
EQ1SW0
MICB
08h
MonRate[1:0]
02h
00h
R43 (2Bh)
CRELTCL
Comp release time const Low
CRELTC7
CRELTC6
CRELTC5
CRELTC4
CRELTC3
CRELTC2
CRELTC1
CRELTC0
00h
R44 (2Ch)
CRELTCH
Comp release time const High
CRELTC15
CRELTC14
CRELTC13
CRELTC12
CRELTC11
CRELTC10
CRELTC9
CRELTC8
00h
R45 (2Dh)
LIMTH
Limiter Threshold
LIMTH7
LIMTH6
LIMTH5
LIMTH4
LIMTH3
LIMTH2
LIMTH1
LIMTH0
00h
R46 (2Eh)
LIMTGT
Limiter Target
LIMTGT7
LIMTG6
LIMTGT5
LIMTGT4
LIMTGT3
LIMTGT2
LIMTGT1
LIMTGT0
00h
00h
R47 (2Fh)
LATKTCL
Limiter Attack time constant Low
LATKTC7
LATKTC6
LATKTC5
LATKTC4
LATKTC3
LATKTC2
LATKTC1
LATKTC0
R48 (30h)
LATKTCH
Limiter Attack time constant High
LATKTC15
LATKTC14
LATKTC13
LATKTC12
LATKTC11
LATKTC10
LATKTC9
LATKTC8
00h
R49 (31h)
LRELTCL
Limiter Release time constant
Low
LRELTC7
LRELTC6
LRELTC5
LRELTC4
LRELTC3
LRELTC2
LRELTC1
LRELTC0
00h
R50 (32h)
LRELTCH
Limiter Release time constant
High
LRELTC15
LRELTC14
LRELTC13
LRELTC12
LRELTC11
LRELTC10
LRELTC9
LRELTC8
00h
R51 (33h)
EXPTH
Expander Threshold
EXPTH7
EXPTH6
EXPTH5
EXPTH4
EXPTH3
EXPTH2
EXPTH1
EXPTH0
00h
Table 89. Register Map
78
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
Register
(D15:9)
Name
Remarks
R52 (34h)
EXPRAT
Expander Ratio
R53 (35h)
XATKTCL
Expander Attack time constant
Low
XATKTC7
XATKTC6
XATKTC5
XATKTC4
R54 (36h)
XATKTCH
Expander Attack time constant
High
XATKTC15
XATKTC14
XATKTC13
R55 (37h)
XRELTCL
Expander Release time constant
Low
XRELTC7
XRELTC6
R56 (38h)
XRELTCH
Expander Release time constant
High
XRELTC15
XRELTC14
R57 (39h)
FXCTL
Effects Control
R58 (3Ah)
DACCRWRL
DACCRAM_WRITE_LO
Bit[7]
Bit[6]
Bit[5]
Bit[4]
Bit[3]
Bit[2]
Bit[1]
Bit[0]
Default
EXPRAT2
EXPRAT1
EXPRAT0
00h
XATKTC3
XATKTC2
XATKTC1
XATKTC0
00h
XATKTC12
XATKTC11
XATKTC10
XATKTC9
XATKTC8
00h
XRELTC5
XRELTC4
XRELTC3
XRELTC2
XRELTC1
XRELTC0
00h
XRELTC13
XRELTC12
XRELTC11
XRELTC10
XRELTC9
XRELTC8
00h
3DEN
TEEN
TNLFBYP
BEEN
BNLFBYP
00h
DACCRWD[7:0]
00h
R59 (3Bh)
DACCRWRM
DACCRAM_WRITE_MID
DACCRWD[15:8]
00h
R60 (3Ch)
DACCRWRH
DACCRAM_WRITE_HI
DACCRWD[23:16]
00h
R61 (3Dh)
DACCRRDL
DACCRAM_READ_LO
DACCRRD[7:0]
00h
R62 (3Eh)
DACCRRDM
DACCRRAM_READ_MID
DACCRRD[15:8]
00h
R63 (3Fh)
DACCRRDH
DACCRRAM_READ_HI
DACCRRD[23:16]
00h
R64 (40h)
DACCRADDR
DACCRAM_ADDR
DACCRADD[7:0]
00h
R65 (41h)
DCOFSEL
DC_COEF_SEL
R66-123
RSVD
R124(7Ch)
DEVADR
dc_coef_sel[2:0]
05h
RSVD
I2C Device Address
ADDR7
ADDR6
ADDR5
ADDR4
NA
ADDR3
ADDR2
ADDR1
ADDR0
D2h
R125(7Dh)
DEVIDL
Device IDLow
DID7
DID6
DID5
DID4
DID3
DID2
DID1
DID0
xxh1
R126(7Eh)
DEVIDH
Device ID High
DID15
DID14
DID13
DID12
DID11
DID10
DID9
DID8
xxh1
R127(7Fh)
REVID
Device Revision
MAJ3
MAJ2
MAJ1
MAJ0
MNR3
MNR2
MNR1
MNR0
xxh2
Reset
R128(80h)
RESET
R129-R135
(81h - 87h)
Reserved
R136(88h)
THERMSPKR2
R137-R255
(88h-FFh)
Reserved
1.
2.
Speaker Thermal Algorithm
Status
Writing 0x85 to this register resets all registers to their default state
00h
RSVD
NA
ForcePwd
Status
VolStatus[6:0]
RSVD
08h
NA
Table 89. Register Map
Device ID is dependent upon clock programming.
For device revision information, please contact IDT.
Note:
•
•
Registers not described in this map should be considered “reserved”.
Numerous portions of the register map are compatible with popular codecs from other vendors.
79
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
9. PIN INFORMATION
HP_DET
MICBIAS
53
54
52
HP_R
AVDD
HP_L
56
55
57
59
58
V-
AVSS
V-
CAPCAP-
62
61
64
63
60
CPVDD
CAP+
LIN1
RIN1
01
AVSS
AVSS
50
04
48
AFILT2
AFILT1
06
46
09
10
DVDDIO
42
12
40
14
38
15
ADCBCLK
Class D R+
Class D RPVDD
PVDD
39
16
36
XTAL_OUT
34
33
REF_OUT
MCLK/XTAL_IN
VSS_PLL
32
31
NC
VDD_PLL3
NC
30
29
27
28
NC
NC
NC
26
25
NC
NC
24
23
22
20
I2C_SDA
18
I2C_SCL
ADCDOUT
VSS_XTAL
VDD_XTAL
35
19
17
TEST
VDD_PLL2
37
NC
DACDIN
43
13
DACLRCLK
PVSS
PVSS
41
NC
DACBCLK
PVSS
44
11
21
DVSS
ACS422A67TAG
(Top View)
08
DVDD_CORE
PVSS
45
VDD_PLL1
LIN3
Class D L+
Class D L-
47
07
RIN3
PVDD
49
05
AVDD
PVDD
51
02
03
AVDD
ADCLRCLK
65
66
RIN2
68
67
Vref
CPGND
ACS422A67 Pin Diagram
LIN2
9.1.
Figure 33. ACS422A67 Pinout
80
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
HP_DET
MICBIAS
53
52
HP_L
54
55
56
57
58
HP_R
AVDD
AVSS
V-
CAPV60
59
61
63
62
CAP-
CAP+
CPVDD
65
01
AVSS
51
02
50
03
AVDD
PVSS
PVSS
PVSS
45
ACS422D67TAG
(Top View)
10
PVSS
Class D R+
43
42
Class D RPVDD
41
12
PVDD
40
13
39
14
38
15
36
XTAL_OUT
34
33
REF_OUT
MCLK/XTAL_IN
31
32
VDD_PLL3
NC
VSS_PLL
30
29
NC
NC
28
27
NC
NC
NC
26
25
23
NC
NC
24
21
22
20
I2C_SDA
18
I2C_SCL
ADCDOUT
VSS_XTAL
VDD_XTAL
35
19
17
TEST
VDD_PLL2
37
16
ADCBCLK
Class D L+
Class D L-
44
11
DACLRCLK
DACDIN
PVDD
47
09
DVDDIO
DACBCLK
46
08
DVDD_CORE
DVSS
06
07
DMIC_DAT
DMIC_CLK
48
05
AFILT2
AFILT1
04
NC
AVDD
PVDD
49
VDD_PLL1
AVSS
ADCLRCLK
64
RIN1
LIN1
66
RIN2
68
67
Vref
CPGND
ACS422D687 Pin Diagram
LIN2
9.2.
Figure 34. ACS422D67 Pinout
81
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
9.3.
Pin Tables
9.3.1.
Power Pins
Pin Name
Pin Function
I/O
Internal Pull-up
Pull-down
Pin location
PVDD
BTL supply
I(Power)
None
40, 41, 50,51
PVSS
BTL supply
I(Power)
None
44, 45, 46, 47
DVDD_Core
DSP and other core logic+clocks
I(Power)
None
10
I(Power)
None
12
I(Power)
None
11
DVDDIO
Interface
(I2S, I2C,
GPIO)
DVSS
Digital return
AVDD
Analog core supply
I(Power)
None
4, 5, 56
AVSS
Analog return
I(Power)
None
2, 3, 57
CPVDD
Charge pump supply
I(Power)
None
64
CAP+
Flying cap
I/O(Power)
None
63
CAP-
Flying cap
I/O(Power)
None
60, 61
V-
Negative Analog supply (Bypass cap)
O(Power)
None
58, 59
CPGND
Charge pump group
I(Power)
None
62
VDD_PLL1
PLL supply
I(Power)
None
21
VDD_PLL3
PLL supply
I(Power)
None
31
VDD_PLL2
PLL supply
I(Power)
None
38
VDD_XTAL
Oscillator supply
I(Power)
None
36
VSS_PLL
PLL return
I(Power)
None
32
VSS_XTAL
Oscillator return
I(Power)
None
37
Table 90. Power Pins
Total Pins: 30
9.3.2.
Reference Pins
Pin Name
Pin Function
I/O
Internal Pull-up
Pull-down
Pin location
MICBIAS
2.5V 1.5 mA microphone bias
O(Analog)
None
53
AFILT1
ADC input filter cap
I(Analog)
None
7
AFILT2
ADC input filter cap
I(Analog)
None
6
Vref
VREF reference pin (bypass)
I(Analog)
None
1
Table 91. Reference Pins
Total Pins: 4
82
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
9.3.3.
Analog Input Pins
Internal Pull-up
Pin location
Pull-down
Pin Name
Pin Function
I/O
LIN1
Left Input #1
I(Analog)
None
66
RIN1
Right Input #1
I(Analog)
None
65
LIN2
Left Input #2
I(Analog)
None
68
RIN2
Right Input #2
I(Analog)
None
67
LIN3
DMIC_CLK
Left Input #3 for ACS422ATAG
Digital Mic Clock for ACS422DTAG
I(Analog)
None
9
RIN3
DMIC_DAT
Right Input #3 for ACS422ATAG
Digital Mic Data for ACS422DTAG
I(Analog)
None
8
Table 92. Analog Input Pins
Total Pins: 6
9.3.4.
Analog Output Pins
Internal Pull-up
Pin location
Pull-down
Pin Name
Pin Function
I/O
HP_L
Headphone output
O(Analog)
None
54
HP_R
Headphone output
O(Analog)
None
55
49
Class D L+
BTL Left positive output
O(Analog)
None
Class D L-
BTL Left negative output
O(Analog)
None
48
Class D R+
BTL Right positive output
O(Analog)
None
43
Class D R-
BTL Right negative output
O(Analog)
None
42
Table 93. Analog Output Pins
Total Pins: 6
9.3.5.
Data and Control Pins
Pin Name
Pin Function
I/O
Internal Pull-up
Pull-down
Pin
location
ADCBCLK
ADC I2S shift clock
I/O(Digital)
Pull-Down
16
I/O(Digital)
Pull-Down
17
O(Digital)
Pull-Down
18
ADCLRCLK
ADCDOUT
DACBCLK
DACLRCLK
ADC
I2S
framing clock
ADC I2S output data
DAC
I2S
shift clock
DAC I2S framing clock
I2S
I/O(Digital)
Pull-Down
13
I/O(Digital)
Pull-Down
14
DACDIN
DAC
input data
I(Digital)
Pull-Down
15
I2C_SCL
SCL I2C shift clock
I(Digital)
Pull-Up
19
I2C_SDA
SDA I2C shift data
I(Digital)
Pull-Up
20
HP_DET
Headphone jack detection
I(Digital)
Pull-Up
52
TEST
Reserved test pin
I(Analog)
None
39
Table 94. Data and Control Pins
Total Pins: 10
83
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
9.3.6.
Clock Pins
Pin Name
Pin Function
I/O
MCLK/XTAL_IN
Master Clock or Crystal input
I(XTAL)
Internal Pull-up
Pin location
Pull-down
None
34
XTAL_OUT
Crystal output
O(XTAL)
None
33
REF_OUT
Buffered crystal clock output
O(Digital)
Pull-Down
35
NC
No Connect
NC
NC
22-30
Table 95. Clock Pins
Total Pins: 12
84
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
10. PACKAGE INFORMATION
10.1. Package Drawing
Note: To create a thermal pad size follow “D2” and “E2” value. Ignore “P” and “k”
Figure 35. Package Outline
10.2. Pb Free Process- Package Classification Reflow Temperatures
Package Thickness
Volume mm3 <350
Volume mm3 350 - 2000
Volume mm3 >2000
<1.6mm
260 + 0 oC*
260 + 0 oC*
260 + 0 oC*
oC*
oC*
245 + 0 oC*
245 + 0 oC*
245 + 0 oC*
1.6mm - 2.5mm
> or = 2.5mm
260 + 0
250 + 0
250 + 0 oC*
*Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated classification
temperature (this means Peak reflow temperature +0 oC. For example 260 oC+0 oC) at the rated MSL level.
Table 96. Reflow Temperatures
Note: IDT’s package thicknesses are <2.5mm and <350 mm3, so 260 applies in every case.
85
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
11. APPLICATION INFORMATION
For application information, please see reference designs and application notes available on
www.idt.com.
12. ORDERING INFORMATION
ACS422A67TAGyyX
ACS422D67TAGyyX
TLA package, Analog Microphone
TLA package, Digital Microphone
yy = silicon revision, contact IDT for current part number.
13. DISCLAIMER
While the information presented herein has been checked for both accuracy and reliability, manufacturer assumes no responsibility for either its use or for the infringement of any patents or other rights
of third parties, which would result from its use. No other circuits, patents, or licenses are implied.
This product is intended for use in normal commercial applications. Any other applications, such as
those requiring extended temperature range, high reliability, or other extraordinary environmental
requirements, are not recommended without additional processing by manufacturer. Manufacturer
reserves the right to change any circuitry or specifications without notice. Manufacturer does not
authorize or warrant any product for use in life support devices or critical medical instruments.
86
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
V1.1 01/12
ACS422X67
ACS422x67
LOW-POWER, HIGH-FIDELITY, INTEGRATED CODEC
14. DOCUMENT REVISION HISTORY
Revision
Date
1.0
October 2011
initial release
January 2012
Corrected the I/O type for the Analog output pins. Corrected the pin location in Analog output pin
table for the BTL outputs.
1.1
Description of Change
6024 Silver Creek Valley Road
San Jose, California 95138
DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT’s sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined
in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained
herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT’s
products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This
document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.
IDT’s products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be
reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own
risk, absent an express, written agreement by IDT.
Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.