AD AD9380/PCB Analog/hdmi dual-display interface Datasheet

Analog/HDMI
Dual-Display Interface
AD9380
FEATURES
Advanced TVs
HDTV
Projectors
LCD monitor
GENERAL DESCRIPTION
The AD9380 offers designers the flexibility of an analog
interface and high definition multimedia interface (HDMI)
receiver integrated on a single chip. Also included is support for
high bandwidth digital content protection (HDCP).
The AD9380 is a complete 8-bit, 150 MSPS, monolithic analog
interface optimized for capturing component video (YPbPr)
and RGB graphics signals. Its 150 MSPS encode rate capability
and full power analog bandwidth of 330 MHz supports all
HDTV formats (up to 1080p and FPD resolutions up to SXGA
(1280 × 1024 @ 75 Hz).
The analog interface includes a 150 MHz triple ADC with
internal 1.25 V reference, a phase-locked loop (PLL), and
programmable gain, offset, and clamp control. The user provides
only 1.8 V and 3.3 V power supplies, analog input, and HSYNC .
Three-state CMOS outputs can be powered from 1.8 V to 3.3 V.
An on-chip PLL generates a pixel clock from HSYNC.
ANALOG INTERFACE
2:1
MUX
HSYNC 0
HSYNC 1
HSYNC 0
HSYNC 1
2:1
MUX
SOGIN 0
SOGIN 1
2:1
MUX
COAST
FILT
CKINV
CKEXT
SCL
SDA
2:1
MUX
R/G/B 8 × 3
A/D
CLAMP
SYNC
PROCESSING
AND
CLOCK
GENERATION
OR YCbCr
2 DATACK
HSOUT
VSOUT
SOGOUT
REFOUT
REFIN
REF
SERIAL REGISTER
AND
POWER MANAGEMENT
YCbCr MATRIX
R/G/B OR YPbPrIN1
RGB
R/G/B OR YPbPrIN0
YCbCr (4:2:2
OR 4:4:4)
2
DATACK
HSOUT
VSOUT
SOGOUT
DE
DIGITAL INTERFACE
R/G/B 8 × 3
OR YCbCr
Rx0+
Rx0–
Rx1+
Rx1–
Rx2+
Rx2–
RxC+
RxC–
R/G/B 8 × 3
2
HDMI RECEIVER
DATACK
DE
HSYNC
VSYNC
S/PDIF
4
8-CHANNEL
I2S
RTERM
SCLK
MCLK
LRCLK
DDCSDA
DDCSCL
HDCP
HDCP KEYS
AD9380
Figure 1.
Pixel clock output frequencies range from 12 MHz to 150 MHz.
PLL clock jitter is typically less than 700 ps p-p at 150 MHz.
The AD9380 also offers full sync processing for composite sync
and sync-on-green (SOG) applications.
The AD9380 contains an HDMI 1.1-compatible receiver and
supports all HDTV formats (up to 1080p and 720p) and display
resolutions up to SXGA (1280 × 1024 @ 75 Hz). The receiver
features an intrapair skew tolerance of up to one full clock cycle.
With the inclusion of HDCP, displays can now receive
encrypted video content. The AD9380 allows for authentication
of a video receiver, decryption of encoded data at the receiver,
and renewability of the authentication during transmission, as
specified by the HDCP 1.1 protocol.
Fabricated in an advanced CMOS process, the AD9380 is
provided in a space-saving, 100-lead, surface-mount, Pb-free
plastic LQFP and is specified over the 0°C to 70°C temperature
range.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
05688-001
APPLICATIONS
FUNCTIONAL BLOCK DIAGRAM
MUXES
Internal key storage for HDCP
Analog/HDMI dual interface
Supports high bandwidth digital content protection
RGB-to-YCbCr 2-way color conversion
Automated clamping level adjustment
1.8 V/3.3 V power supply
100-lead, Pb-free LQFP
RGB and YCbCr output formats
Analog interface
8-bit triple ADC
100 MSPS maximum conversion rate
Macrovision® detection
2:1 input mux
Full sync processing
Sync detect for hot plugging
Midscale clamping
Digital video interface
HDMI 1.1, DVI 1.0
150 MHz HDMI receiver
Supports HDCP 1.1
Digital audio interface
HDMI 1.1-compatible audio interface
S/PDIF (IEC90658-compatible) digital audio output
Multichannel I2S audio output (up to 8 channels)
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
© 2005 Analog Devices, Inc. All rights reserved.
AD9380
TABLE OF CONTENTS
Features .............................................................................................. 1
2-Wire Serial Register Map ........................................................... 23
Applications....................................................................................... 1
2-Wire Serial Control Register DetailS........................................ 37
Functional Block Diagram .............................................................. 1
Chip Identification ..................................................................... 37
General Description ......................................................................... 1
PLL Divider Control .................................................................. 37
Specifications..................................................................................... 3
Clock Generator Control .......................................................... 37
Analog Interface Electrical Characteristics............................... 3
Input Gain ................................................................................... 38
Digital Interface Electrical Characteristics ............................... 4
Input Offset ................................................................................. 38
Absolute Maximum Ratings............................................................ 6
Sync .............................................................................................. 39
Explanation of Test Levels ........................................................... 6
Coast and Clamp Controls........................................................ 39
ESD Caution.................................................................................. 6
Status of Detected Signals ......................................................... 39
Pin Configuration and Function Descriptions............................. 7
Polarity Status ............................................................................. 40
Design Guide................................................................................... 12
BT656 Generation ...................................................................... 44
General Description................................................................... 12
Macrovision................................................................................. 45
Digital Inputs .............................................................................. 12
Color Space Conversion ............................................................ 46
Analog Input Signal Handling.................................................. 12
2-Wire Serial Control Port ............................................................ 53
HSYNC and VSYNC Inputs...................................................... 12
Data Transfer via Serial Interface............................................. 53
Serial Control Port ..................................................................... 12
Serial Interface Read/Write Examples ..................................... 54
Output Signal Handling............................................................. 12
PCB Layout Recommendations.................................................... 55
Clamping ..................................................................................... 12
Analog Interface Inputs ............................................................. 55
Timing.......................................................................................... 16
Power Supply Bypassing ............................................................ 55
HDMI Receiver........................................................................... 20
PLL ............................................................................................... 55
DE Generator .............................................................................. 20
Outputs (Both Data and Clocks).............................................. 56
4:4:4 to 4:2:2 Filter ...................................................................... 20
Digital Inputs .............................................................................. 56
Audio PLL Setup......................................................................... 21
Color Space Converter (CSC) Common Settings...................... 57
Audio Board Level Muting........................................................ 21
Outline Dimensions ....................................................................... 59
Timing Diagrams........................................................................ 22
Ordering Guide .......................................................................... 59
REVISION HISTORY
10/05—Revision 0: Initial Version
Rev. 0 | Page 2 of 60
AD9380
SPECIFICATIONS
ANALOG INTERFACE ELECTRICAL CHARACTERISTICS
VDD, VD = 3.3 V, DVDD = PVDD = 1.8 V, ADC clock = maximum.
Table 1.
Parameter
RESOLUTION
DC ACCURACY
Differential Nonlinearity
Integral Nonlinearity
No Missing Codes
ANALOG INPUT
Input Voltage Range
Minimum
Maximum
Gain Tempco
Input Bias Current
Input Full-Scale Matching
Offset Adjustment Range
SWITCHING PERFORMANCE 1
Maximum Conversion Rate
Minimum Conversion Rate
Data-to-Clock Skew
SERIAL PORT TIMING
tBUFF
tSTAH
tDHO
tDAL
tDAH
tDSU
tSTASU
tSTOSU
HSYNC Input Frequency
Maximum PLL Clock Rate
Minimum PLL Clock Rate
PLL Jitter
Sampling Phase Tempco
DIGITAL INPUTS, 5 V TOLERANT
Input Voltage, High (VIH)
Input Voltage, Low (VIL)
Input Current, High (IIH)
Input Current, Low (IIL)
Input Capacitance
DIGITAL OUTPUTS
Output Voltage, High (VOH)
Output Voltage, Low (VOL)
Duty Cycle, DATACK
Output Coding
Min
AD9380KSTZ-100
Typ
Max
8
Temp
Test Level
25°C
25°C
Full
I
I
I
Full
Full
25°C
25°C
25°C
Full
Full
VI
VI
V
V
VI
VI
V
Full
Full
Full
VI
VI
IV
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
Full
VI
VI
VI
VI
VI
VI
VI
VI
VI
VI
IV
IV
IV
4.7
4.0
0
4.7
4.0
250
4.7
4.0
15
100
Full
Full
Full
Full
25°C
VI
VI
V
V
V
2.6
Full
Full
Full
VI
VI
V
VDD − 0.1
Min
AD9380KSTZ-150
Typ
Max
8
−0.6
+1.6/−1.0
±1.0
±2.1
Guaranteed
±0.7
+1.8/−1.0
±1.1
±2.25
Guaranteed
0.5
1.0
0.5
1.0
100
0.2
1.25
1.50
50
220
1
1.25
1.50
50
5
7
100
150
10
+2.0
−0.5
110
10
+2.0
−0.5
4.7
4.0
0
4.7
4.0
250
4.7
4.0
15
150
110
12
12
700
15
700
15
2.6
0.8
0.8
−82
82
3
45
5
7
−82
82
3
VDD − 0.1
50
Binary
Rev. 0 | Page 3 of 60
0.4
55
45
50
Binary
0.4
55
Unit
Bits
LSB
LSB
VDD
V p–p
V p–p
ppm/°C
μA
%FS
%FS
%FS
MSPS
MSPS
ns
μs
μs
μs
μs
μs
ns
μs
μs
kHz
MHz
MHz
ps p-p
ps/°C
V
V
μA
μA
pF
V
V
%
AD9380
Parameter
POWER SUPPLY
VD Supply Voltage
DVDD Supply Voltage
VDD Supply Voltage
PVDD Supply Voltage
ID Supply Current (VD)
IDVDD Supply Current (DVDD)
IDD Supply Current (VDD) 2
IPVDD Supply Current (PVDD)
Total Power
Power-Down Dissipation
DYNAMIC PERFORMANCE
Analog Bandwidth,
Full Power
Signal–to–Noise Ratio (SNR)
Without Harmonics
fIN = 40.7 MHz
Crosstalk
THERMAL CHARACTERISTICS
θJA Junction-to-Ambient
1
2
3
AD9380KSTZ-100
Typ
Max
AD9380KSTZ-150
Typ
Max
Temp
Test Level
Min
Full
Full
Full
Full
25°C
25°C
25°C
25°C
Full
Full
IV
IV
IV
IV
VI
VI
VI
VI
VI
VI
3.15
1.7
1.7
1.7
25°C
25°C
V
I
330
46
330
46
MHz
dB
Full
Full
V
V
45
60
45
60
dB
dBc
V
35
35
°C/W
3.3
1.8
3.3
1.8
260
45
37
10
1.1
130
3.47
1.9
3.47
1.9
300
60
100 3
15
1.4
Min
3.15
1.7
1.7
1.7
3.3
1.8
3.3
1.8
Unit
3.47
1.9
3.47
1.9
330
85
1303
20
1.4
1.15
130
V
V
V
V
mA
mA
mA
mA
W
mW
Drive strength = high.
DATACK load = 15 pF, data load = 5 pF.
Specified current and power values with a worst-case pattern (on/off).
DIGITAL INTERFACE ELECTRICAL CHARACTERISTICS
VDD = VD =3.3 V, DVDD = PVDD = 1.8 V, ADC clock = maximum.
Table 2.
AD9380KSTZ-100
Parameter
RESOLUTION
DC DIGITAL I/O SPECIFICATIONS
High-Level Input Voltage (VIH)
Low-Level Input Voltage (VIL)
High-Level Output Voltage (VOH)
Low-Level Output Voltage (VOL)
DC SPECIFICATIONS
Output High Level
IOHD (VOUT = VOH)
Output Low Level
IOLD (VOUT = VOL)
DATACK High Level
VOHC (VOUT = VOH)
DATACK Low Level
VOLC (VOUT = VOL)
Differential Input Voltage, SingleEnded Amplitude
Test
Level
Conditions
VI
VI
VI
VI
IV
IV
IV
IV
IV
IV
IV
IV
Min
Typ
8
Max
2.5
IV
Typ
8
Max
0.8
0.8
0.1
0.1
36
24
12
8
40
20
30
15
75
Rev. 0 | Page 4 of 60
Min
2.5
VDD − 0.1
VDD − 0.1
Output drive = high
Output drive = low
Output drive = high
Output drive = low
Output drive = high
Output drive = low
Output drive = high
Output drive = low
AD9380KSTZ-150
36
24
12
8
40
20
30
15
700
75
Unit
Bit
V
V
V
V
mA
mA
mA
mA
mA
mA
mA
mA
700
mV
AD9380
AD9380KSTZ-100
Parameter
POWER SUPPLY
VD Supply Voltage
VDD Supply Voltage
DVDD Supply Voltage
PVDD Supply Voltage
IVD Supply Current (Typical Pattern) 1
IVDD Supply Current (Typical Pattern) 2
IDVDD Supply Current (Typical Pattern)1, 4
IPVDD Supply Current (Typical Pattern)1
Power-Down Supply Current (IPD)
AC SPECIFICATIONS
Intrapair (+ to −) Differential Input Skew
(TDPS)
Channel to Channel Differential Input
Skew (TCCS)
Low-to-High Transition Time for Data and
Controls (DLHT)
Test
Level
IV
IV
IV
IV
V
V
V
V
VI
Typ
Max
Min
Typ
Max
Unit
3.15
1.7
1.7
1.7
3.3
3.3
1.8
1.8
80
40
88
26
130
3.47
347
1.9
1.9
100
100 3
110
35
3.15
1.7
1.7
1.7
3.3
3.3
1.8
1.8
80
55
110
30
130
3.47
347
1.9
1.9
110
1753
145
40
V
V
V
V
mA
mA
mA
mA
360
ps
6
900
Clock
Period
ps
1300
ps
650
ps
1200
ps
850
ps
1250
ps
800
ps
1200
ps
+2.0
55
150
ns
%
MHz
IV
IV
IV
IV
High-to-Low Transition Time for Data and
Controls (DHLT)
Min
IV
IV
Low-to-High Transition Time for
DATACK (DLHT)
Conditions
AD9380KSTZ-150
IV
IV
High-to-Low Transition Time for
DATACK (DHLT)
IV
Clock-to-Data Skew 5 (TSKEW)
Duty Cycle, DATACK5
DATACK Frequency (FCIP)
IV
IV
IV
VI
Output drive = high;
CL = 10 pF
Output drive = low;
CL = 5 pF
Output drive = high;
CL = 10 pF
Output drive = low;
CL = 5 pF
Output drive = high;
CL = 10 pF
Output drive = low;
CL = 5 pF
Output drive = high;
CL = 10 pF
Output drive = low;
CL = 5 pF
–0.5
45
20
1
+2.0
50
The typical pattern contains a gray scale area, output drive = high. Worst-case pattern is alternating black and white pixels.
The typical pattern contains a gray scale area, output drive = high.
Specified current and power values with a worst-case pattern (on/off).
4
DATACK load = 10 pF, data load = 5 pF.
5
Drive strength = high.
2
3
Rev. 0 | Page 5 of 60
−0.5
AD9380
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter
VD
VDD
DVDD
PVDD
Analog Inputs
Digital Inputs
Digital Output Current
Operating Temperature Range
Storage Temperature Range
Maximum Junction Temperature
Maximum Case Temperature
Rating
3.6 V
3.6 V
1.98 V
1.98 V
VD to 0.0 V
5 V to 0.0 V
20 mA
−25°C to +85°C
−65°C to +150°C
150°C
150°C
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
EXPLANATION OF TEST LEVELS
Table 4.
Level
I
II
III
IV
V
VI
Test
100% production tested.
100% production tested at 25°C and sample tested at
specified temperatures.
Sample tested only.
Parameter is guaranteed by design and
characterization testing.
Parameter is a typical value only.
100% production tested at 25°C; guaranteed by
design and characterization testing.
ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance
degradation or loss of functionality.
Rev. 0 | Page 6 of 60
AD9380
VDD
RED 0
RED 1
RED 2
RED 3
RED 4
RED 5
RED 6
RED 7
GND
VDD
DATACK
DE
HSOUT
SOGOUT
VSOUT
O/E FIELD
SDA
SCL
PWRDN
VD
RAIN0
GND
RAIN1
VD
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
GND
74
GAIN0
3
73
SOGIN 0
GREEN 5
4
72
VD
GREEN 4
5
71
GAIN1
GREEN 3
6
70
SOGIN 1
GREEN 2
7
69
GND
GREEN 1
8
68
BAIN0
GREEN 0
9
67
VD
VDD
10
AD9380
66
BAIN1
GND
11
65
GND
BLUE 7
12
TOP VIEW
(Not to Scale)
64
HSYNC 0
BLUE 6
13
63
HSYNC 1
BLUE 5
14
62
EXTCLK/COAST
BLUE 4
15
61
VSYNC 0
BLUE 3
16
60
VSYNC 1
BLUE 2
17
59
PVDD
BLUE 1
18
58
GND
BLUE 0
19
57
FILT
MCLKIN
20
56
PVDD
MCLKOUT
21
55
GND
SCLK
22
54
PVDD
LRCLK
23
53
ALGND
I2S3
24
52
PU1
I2S2
25
51
PU2
39
40
41
42
43
44
45
46
47
48
49
50
GND
Rx2–
Rx2+
GND
RxC+
RxC–
VD
RTERM
GND
DVDD
DDCSCL
DDCSDA
34
Rx0–
38
33
VD
Rx1+
32
DVDD
37
31
GND
Rx1–
30
DVDD
36
29
GND
GND
28
S/PDIF
35
27
Rx0+
26
GREEN 6
PIN 1
I2S0
2
I2S1
1
05688-002
75
GND
GREEN 7
Figure 2. Pin Configuration
Table 5. Complete Pinout List
Pin Type
INPUTS
Pin No.
79
77
74
71
68
66
64
63
61
60
73
70
62
62
81
Mnemonic
RAIN0
RAIN1
GAIN0
GAIN1
BAIN0
BAIN1
HSYNC 0
HSYNC 1
VSYNC 0
VSYNC 1
SOGIN 0
SOGIN 1
EXTCLK
COAST
PWRDN
B
B
Function
Analog Input for Converter R Channel 0
Analog Input for Converter R Channel 1
Analog Input for Converter G Channel 0
Analog Input for Converter G Channel 1
Analog Input for Converter B Channel 0
Analog Input for Converter B Channel 1
Horizontal SYNC Input for Channel 0
Horizontal SYNC Input for Channel 1
Vertical SYNC Input for Channel 0
Vertical SYNC Input for Channel 1
Input for Sync-on-Green Channel 0
Input for Sync-on-Green Channel 1
External Clock Input—Shares Pin with COAST
PLL COAST Signal Input—Shares Pin with EXTCLK
Power-Down Control
Rev. 0 | Page 7 of 60
Value
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
0.0 V to 1.0 V
0.0 V to 1.0 V
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
AD9380
Pin Type
OUTPUTS
REFERENCES
POWER SUPPLY
CONTROL
HDCP
AUDIO DATA OUTPUTS
Pin No.
92 to 99
2 to 9
12 to 19
89
87
85
86
84
57
80, 76, 72,
67, 45, 33
100, 90, 10
59, 56, 54
48, 32, 30
Mnemonic
RED [7:0]
GREEN [7:0]
BLUE [7:0]
DATACK
HSOUT
VSOUT
SOGOUT
O/E FIELD
FILT
VD
Function
Outputs of Red Converter, Bit 7 is MSB
Outputs of Green Converter, Bit 7 is MSB
Outputs of Blue Converter, Bit 7 is MSB
Data Output Clock
HSYNC Output Clock (Phase-Aligned with DATACK)
VSYNC Output Clock (Phase-Aligned with DATACK)
SOG Slicer Output
Odd/Even Field Output
Connection for External Filter Components For PLL
Analog Power Supply and DVI Terminators
Value
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
82
83
49
50
51
52
28
27
26
25
24
20
21
22
23
VDD
PVDD
DVDD
GND
SCL
SDA
DDCSCL
DDCSDA
PU2
PU1
S/PDIF
I2S0
I2S1
I2S2
I2S3
MCLKIN
MCLKOUT
SCLK
LRCLK
Output Power Supply
PLL Power Supply
Digital Logic Power Supply
Ground
Serial Port Data Clock
Serial Port Data I/O
HDCP Slave Serial Port Data Clock
HDCP Slave Serial Port Data I/O
Should be tied to 3.3 V through a 10 kΩ resistor
Should be tied to 3.3 V through a 10 kΩ resistor
S/PDIF Digital Audio Output
I2S Audio (Channel 1, Channel 2)
I2S Audio (Channel 3, Channel 4)
I2S Audio (Channel 5, Channel 6)
I2S Audio (Channel 7, Channel 8)
External Reference Audio Clock In
Audio Master Clock Output
Audio Serial Clock Output
Data Output Clock for Left And Right Audio Channels
34
35
37
38
40
41
43
Rx0−
Rx0+
Rx1−
Rx1+
Rx2−
Rx2+
RxC+
Digital Input Channel 0 Complement
Digital Input Channel 0 True
Digital Input Channel 1 Complement
Digital Input Channel 1 True
Digital Input Channel 2 Complement
Digital Input Channel 2 True
Digital Data Clock True
1.8 V to 3.3 V
1.8 V
1.8 V
0V
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
TMDS
TMDS
44
88
46
RxC−
DE
RTERM
Digital Data Clock Complement
Data Enable
Sets Internal Termination Resistance
DIGITAL VIDEO DATA
DIGITAL VIDEO CLOCK
INPUTS
DATA ENABLE
RTERM
Rev. 0 | Page 8 of 60
3.3 V
TMDS
TMDS
TMDS
TMDS
3.3 V CMOS
500 Ω
AD9380
Table 6. Pin Function Descriptions
Mnemonic
INPUTS
RAIN0
GAIN0
BAIN0
RAIN1
GAIN1
BAIN1
B
B
Rx0+
Rx0−
Rx1+
Rx1−
Rx2+
Rx2−
RxC+
RxC−
HSYNC 0
HSYNC 1
VSYNC0
VSYNC1
SOGIN 0
SOGIN 1
EXTCLK/COAST
Description
Analog Input for the Red Channel 0.
Analog Input for the Green Channel 0.
Analog Input for the Blue Channel 0.
Analog Input for the Red Channel 1.
Analog Input for the Green Channel 1.
Analog Input for Blue Channel 1.
High impedance inputs that accept the red, green, and blue channel graphics signals, respectively. The three
channels are identical and can be used for any colors, but colors are assigned for convenient reference. They
accommodate input signals ranging from 0.5 V to 1.0 V full scale. Signals should be ac-coupled to these pins to
support clamp operation (see Figure 3 for an input reference circuit).
Digital Input Channel 0 True.
Digital Input Channel 0 Complement.
Digital Input Channel 1 True.
Digital Input Channel 1 Complement.
Digital Input Channel 2 True.
Digital input Channel 2 Complement.
These six pins receive three pairs of transition minimized differential signaling (TMDS) pixel data (at 10× the pixel
rate) from a digital graphics transmitter.
Digital Data Clock True.
Digital Data Clock Complement.
This clock pair receives a TMDS clock at 1× pixel data rate.
Horizontal Sync Input Channel 0.
Horizontal Sync Input Channel 1.
These inputs receive a logic signal that establishes the horizontal timing reference and provides the frequency
reference for pixel clock generation. The logic sense of this pin is controlled by Serial Register 0x12 Bits 5:4
(HSYNC polarity). Only the leading edge of HSYNC is active; the trailing edge is ignored. When HSYNC polarity =
0, the falling edge of HSYNC is used. When HSYNC polarity = 1, the rising edge is active. The input includes a
Schmitt trigger for noise immunity.
Vertical Sync Input Channel 0.
Vertical Sync Input Channel 1.
These are the inputs for vertical sync.
Sync-on-Green Input Channel 0.
Sync-on-Green Input Channel 1.
These inputs are provided to assist with processing signals with embedded sync, typically on the green channel.
The pin is connected to a high speed comparator with an internally generated threshold. The threshold level can
be programmed in 10 mV steps to any voltage between 10 mV and 330 mV above the negative peak of the input
signal. The default voltage threshold is 150 mV. When connected to an ac-coupled graphics signal with
embedded sync, it produces a noninverting digital output on SOGOUT. (This is usually a composite sync signal,
containing both vertical and horizontal sync (HSYNC ) information that must be separated before passing the
horizontal sync signal to HSYNC.) When not used, this input should be left unconnected. For more details on this
function and how it should be configured, see the HSYNC and VSYNC Inputs section.
Coast Input to Clock Generator (Optional).
This input can be used to cause the pixel clock generator to stop synchronizing with HSYNC and continue
producing a clock at its current frequency and phase. This is useful when processing signals from sources that fail
to produce horizontal sync pulses during the vertical interval. The coast signal is generally not required for PCgenerated signals. The logic sense of this pin is controlled by coast polarity (Register 0x18, Bits 6:5). When not
used, this pin can be grounded and input coast polarity programmed to 1 (Register 0x18, Pin 5) or tied high
(to VD through a 10 kΩ resistor) and input coast polarity programmed to 0. Input coast polarity defaults to 1 at
power-up. This pin is shared with the EXTCLK function, which does not affect coast functionality. For more details
on coast, see the Clock Generation section.
Rev. 0 | Page 9 of 60
AD9380
Mnemonic
EXTCLK/COAST
PWRDN
FILT
OUTPUTS
HSOUT
VSOUT
SOGOUT
O/E FIELD
SERIAL PORT
SDA
SCL
DDCSDA
DDCSCL
DATA OUTPUTS
Red [7:0]
Green [7:0]
Blue [7:0]
DATA CLOCK OUTPUT
DATACK
Description
External Clock.
This allows the insertion of an external clock source rather than the internally generated PLL-locked clock. This
pin is shared with the coast function, which does not affect EXTCLK functionality.
Power-Down Control/Three-State Control.
The function of this pin is programmable via Register 0x26 [2:1].
External Filter Connection.
For proper operation, the pixel clock generator PLL requires an external filter. Connect the filter shown in Figure 6
to this pin. For optimal performance, minimize noise and parasitics on this node. For more information see the
PCB Layout Recommendations section .
Horizontal Sync Output.
A reconstructed and phase-aligned version of the HSYNC input. Both the polarity and duration of this output can
be programmed via serial bus registers. By maintaining alignment with DATACK and data, data timing with
respect to horizontal sync can always be determined.
Vertical Sync Output.
The separated VSYNC from a composite signal or a direct pass through of the VSYNC signal. The polarity of this
output can be controlled via the serial bus bit (Register 0x24 [6]).
Sync-on-Green Slicer Output.
This pin outputs one of four possible signals (controlled by Register 0x1D [1:0]): raw SOG, raw HSYNC, regenerated HSYNC from the filter, or the filtered HSYNC. See the Sync processing block diagram (see Figure 8 for pin
connections). Note that besides slicing off SOG, the output from this pin is not processed on the AD9380.
VSYNC separation is performed via the sync separator.
Odd/Even Field Bit for Interlaced Video. This output identifies whether the current field (in an interlaced signal) is
odd or even. The polarity of this signal is programmable via Register 0x24[4].
Serial Port Data I/O for Programming AD9380 Registers—I2C Address is 0x98.
Serial Port Data Clock for Programming AD9380 Registers.
Serial Port Data I/O for HDCP Communications to Transmitter—I2C Address is 0x74 or 0x76.
Serial Port Data Clock for HDCP Communications to Transmitter.
Should be tied to 3.3 V through a 10 kΩ resistor.
Data Output, Red Channel.
Data Output, Green Channel.
Data Output, Blue Channel.
The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is fixed, but is different if
the color space converter is used. When the sampling time is changed by adjusting the phase register, the output
timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing relationship among the
signals is maintained.
Data Clock Output.
This is the main clock output signal used to strobe the output data and HSOUT into external logic. Four possible
output clocks can be selected with Register 0x25 [7:6]. These are related to the pixel clock (1/2× pixel clock, 1×
pixel clock, 2× frequency pixel clock, and a 90° phase shifted pixel clock). They are produced either by the
internal PLL clock generator or EXTCLK and are synchronous with the pixel sampling clock. The polarity of
DATACK can also be inverted via Register 0x24 [0]. The sampling time of the internal pixel clock can be changed
by adjusting the phase register. When this is changed, the pixel-related DATACK timing is shifted as well. The
DATA, DATACK, and HSOUT outputs are all moved, so the timing relationship among the signals is maintained.
Rev. 0 | Page 10 of 60
AD9380
Mnemonic
POWER SUPPLY 1
VD (3.3 V)
VDD (1.8 V to 3.3 V)
PVDD (1.8 V)
DVDD (1.8 V)
GND
1
Description
Analog Power Supply.
These pins supply power to the ADCs and terminators. They should be as quiet and filtered as possible.
Digital Output Power Supply.
A large number of output pins (up to 27) switching at high speed (up to 150 MHz) generates many power supply
transients (noise). These supply pins are identified separately from the VD pins, so output noise transferred into
the sensitive analog circuitry can be minimized. If the AD9380 is interfacing with lower voltage logic, VDD may be
connected to a lower supply voltage (as low as 1.8 V) for compatibility.
Clock Generator Power Supply.
The most sensitive portion of the AD9380 is the clock generation circuitry. These pins provide power to the clock
PLL and help the user design for optimal performance. The designer should provide quiet, noise-free power to
these pins.
Digital Input Power Supply.
This supplies power to the digital logic.
Ground.
The ground return for all circuitry on chip. It is recommended that the AD9380 be assembled on a single solid
ground plane, with careful attention to ground current paths.
The supplies should be sequenced such that VD and VDD are never less than 300 mV below DVDD. At no time should DVDD be more than 300 mV greater than VD or VDD.
Rev. 0 | Page 11 of 60
AD9380
DESIGN GUIDE
The AD9380 is a fully integrated solution for capturing analog
RGB or YUV signals and digitizing them for display on flat
panel monitors, projectors, or plasma display panels (PDPs).
In addition, the AD9380 has a digital interface for receiving
DVI/HDMI signals and is capable of decoding HDCPencrypted signals through connections to an internal EEPROM.
The circuit is ideal for providing an interface for HDTV
monitors or as the front end to high performance video scan
converters.
Implemented in a high performance CMOS process, the
interface can capture signals with pixel rates of up to 150 MHz.
The AD9380 includes all necessary input buffering, signal dc
restoration (clamping), offset and gain (brightness and contrast)
adjustment, pixel clock generation, sampling phase control, and
output data formatting. Included in the output formatting is a
color space converter (CSC), which accommodates any input
color space and can output any color space. All controls are
programmable via a 2-wire serial interface. Full integration of
these sensitive analog functions makes system design straightforward and less sensitive to the physical and electrical
environments.
DIGITAL INPUTS
All digital control inputs (HSYNC, VSYNC, and I2C) on the
AD9380 operate to 3.3 V CMOS levels. In addition, all digital
inputs, except the TMDS (HDMI/DVI) inputs, are 5 V tolerant.
(Applying 5 V to them does not cause any damage.) TMDS
inputs (Rx0+/Rx0−, Rx1+/Rx1−, Rx2+/Rx2−, and RxC+/RxC−)
must maintain a 100 Ω differential impedance (through proper
PCB layout) from the connector to the input where they are
internally terminated (50 Ω to 3.3 V). If additional ESD
protection is desired, use of a California Micro Devices (CMD)
CM1213 series low capacitance ESD protection (among others)
offers 8 kV of protection to the HDMI TMDS lines.
In an ideal world of perfectly matched impedances, the best
performance can be obtained with the widest possible signal
bandwidth. The ultrawide bandwidth inputs of the AD9380
(330 MHz) can track the input signal continuously as it moves
from one pixel level to the next, and digitizes the pixel during a
long, flat pixel time. In many systems, however, there are
mismatches, reflections, and noise, which can result in excessive
ringing and distortion of the input waveform. This makes it
more difficult to establish a sampling phase that provides good
image quality. It has been shown that a small inductor in series
with the input is effective in rolling off the input bandwidth
slightly, and providing a high quality signal over a wider range
of conditions. Using a Fair-Rite #2508051217Z0 high speed
signal chip bead inductor in the circuit, as shown in Figure 3,
gives good results in most applications.
47nF
RGB
INPUT
75Ω
RAIN
GAIN
BAIN
05688-003
GENERAL DESCRIPTION
Figure 3. Analog Input Interface Circuit
HSYNC AND VSYNC INPUTS
The interface also takes a horizontal sync signal, which is
used to generate the pixel clock and clamp timing. This can
be either a sync signal directly from the graphics source or a
preprocessed TTL or CMOS level signal.
The HSYNC input includes a Schmitt trigger buffer for
immunity to noise and signals with long rise times. In typical
PC-based graphic systems, the sync signals are simply TTLlevel drivers feeding unshielded wires in the monitor cable. As
such, no termination is required.
SERIAL CONTROL PORT
The serial control port is designed for 3.3 V logic. However, it is
tolerant of 5 V logic signals.
ANALOG INPUT SIGNAL HANDLING
OUTPUT SIGNAL HANDLING
The AD9380 has six high impedance analog input pins for the
red, green, and blue channels. They accommodate signals
ranging from 0.5 V p-p to 1.0 V p-p.
The digital outputs (VDD) operate from 1.8 V to 3.3 V.
Signals are typically brought onto the interface board via a
DVI-I connector, a 15-pin D connector, or RCA-type
connectors. The AD9380 should be located as close as practical
to the input connector. Signals should be routed via 75 Ω
matched impedance traces to the IC input pins.
To properly digitize the incoming signal, the dc offset of the
input must be adjusted to fit the range of the on-board ADC.
At the input of the AD9380, the signal should be resistively
terminated (75 Ω to the signal ground return) and capacitively
coupled to the AD9380 inputs through 47 nF capacitors. These
capacitors form part of the dc restoration circuit.
CLAMPING
RGB Clamping
Most graphics systems produce RGB signals with black at
ground and white at approximately 0.75 V. However, if sync
signals are embedded in the graphics, the sync tip is often at
ground and black is at 300 mV. Then white is at approximately
1.0 V. Some common RGB line amplifier boxes use emitterfollower buffers to split signals and increase drive capability.
This introduces a 700 mV dc offset to the signal, which must be
removed for proper capture by the AD9380.
Rev. 0 | Page 12 of 60
AD9380
The key to clamping is to identify a portion (time) of the signal
when the graphic system is known to be producing black. An
offset is then introduced which results in the ADCs producing a
black output (Code 0x00) when the known black input is
present. The offset then remains in place when other signal
levels are processed, and the entire signal is shifted to eliminate
offset errors.
YUV Clamping
In most pc graphics systems, black is transmitted between active
video lines. With CRT displays, when the electron beam has
completed writing a horizontal line on the screen (at the right
side), the beam is deflected quickly to the left side of the screen
(called horizontal retrace) and a black signal is provided to
prevent the beam from disturbing the image.
Clamping to midscale rather than ground can be accomplished
by setting the clamp select bits in the serial bus register. Each of
the three converters has its own selection bit so that they can be
clamped to either midscale or ground independently. These bits
are located in Register 0x1B [7:5]. The midscale reference
voltage is internally generated for each converter.
In systems with embedded sync, a blacker-than-black signal
(HSYNC) is produced briefly to signal the CRT that it is time to
begin a retrace. For obvious reasons, it is important to avoid
clamping on the tip of HSYNC. Fortunately, there is virtually
always a period following HSYNC, called the back porch, where
a good black reference is provided. This is the time when
clamping should be done.
Auto-Offset
Clamp timing employs the AD9380 internal clamp timing
generator. The clamp placement register is programmed with
the number of pixel periods that should pass after the trailing
edge of HSYNC before clamping starts. A second register
(clamp duration) sets the duration of the clamp. These are both
8-bit values, providing considerable flexibility in clamp
generation. The clamp timing is referenced to the trailing edge
of HSYNC because, though HSYNC duration can vary widely,
the back porch (black reference) always follows HSYNC. A
good starting point for establishing clamping is to set the clamp
placement to 0x08 (providing 8 pixel periods for the graphics
signal to stabilize after sync) and to set the clamp duration to
0x14 (giving the clamp 20 pixel periods to re-establish the black
reference). For three-level syncs embedded on the green
channel, it is necessary to increase the clamp placement to
beyond the positive portion of the sync. For example, a good
clamp placement (Register 0x19) for a 720p input is 0x26. This
delays the start of clamp by 38 pixel clock cycles after the rising
edge of the three-level sync, allowing plenty of time for the
signal to return to a black reference.
Clamping is accomplished by placing an appropriate charge on
the external input coupling capacitor. The value of this capacitor affects the performance of the clamp. If it is too small,
there is a significant amplitude change during a horizontal line
time (between clamping intervals). If the capacitor is too large,
then it takes excessively long for the clamp to recover from a
large change in the incoming signal offset. The recommended
value (47 nF) results in recovering from a step error of 100 mV
to within ½ LSB in 10 lines with a clamp duration of 20 pixel
periods on a 75 Hz SXGA signal.
YUV graphic signals are slightly different from RGB signals in
that the dc reference level (black level in RGB signals) can be
at the midpoint of the graphics signal rather than at the bottom.
For these signals, it can be necessary to clamp to the midscale
range of the ADC range (128) rather than thebottom of the
ADC range (0).
The auto-offset circuit works by calculating the required offset
setting to yield a given output code during clamp. When this
block is enabled, the offset setting in the I2C is seen as a desired
clamp code rather than an actual offset. The circuit compares
the output code during clamp to the desired code and adjusts
the offset up or down to compensate.
The offset on the AD9380 can be adjusted automatically to a
specified target code. Using this option allows the user to set the
offset to any value and be assured that all channels with the
same value programmed into the target code match. This
eliminates any need to adjust the offset at the factory. This
function is capable of running continuously any time the clamp
is asserted.
There is an offset adjust register for each channel, namely the
offset registers at the 0x08, 0x0A, and 0x0C addresses. The
offset adjustment is a signed (twos complement) number with a
±64 LSB range. The offset adjustment is added to whatever
offset the auto-offset comes up with. For example, using a
ground clamp, the target code is set to 4. To get this code, the
auto-offset generates an offset of 68. If the offset adjustment is
set to +10, the offset sent to the converter is 78. Likewise, if the
offset adjust is set to −10, the offset sent to the converter is +58.
Refer to Application Note AN-775, Implementing the AutoOffset Function of the AD9880, for a detailed description of how
to use this function.
Sync-on-Green (SOG)
The SOG input operates in two steps. First, it sets a baseline
clamp level from the incoming video signal with a negative
peak detector. Second, it sets the sync trigger level to a
programmable level (typically 150 mV) above the negative
peak. The SOG input must be ac-coupled to the green analog
input through its own capacitor. The value of the capacitor must
be 1 nF ± 20%. If SOG is not used, this connection is not
required. Note that the SOG signal is always negative polarity.
Rev. 0 | Page 13 of 60
AD9380
For more detail on setting the SOG threshold and other SOGrelated functions, see the Sync Processing section.
47nF
RAIN
47nF
BAIN
The PLL characteristics are determined by the loop filter design,
the PLL charge pump current, and the VCO range setting. The
loop filter design is shown in Figure 6. Recommended settings
of the VCO range and charge pump current for VESA standard
display modes are listed in Table 9.
47nF
GAIN
PVD
RZ
1.5kΩ
Figure 4. Typical Clamp Configuration for RGB/YUV Applications
FILT
Clock Generation
Figure 6. PLL Loop Filter Detail
A PLL is employed to generate the pixel clock. In this PLL,
the HSYNC input provides a reference frequency. A voltage
controlled oscillator (VCO) generates a much higher pixel clock
frequency. This pixel clock is divided by the PLL divide value
(Register 0x01 and Register 0x02) and phase compared with the
HSYNC input. Any error is used to shift the VCO frequency
and maintain lock between the two signals.
The stability of this clock is a very important element in providing the clearest and most stable image. During each pixel time,
there is a period during which the signal slews from the old
pixel amplitude and settles at its new value. This is followed by a
time when the input voltage is stable before the signal must slew
to a new value. The ratio of the slewing time to the stable time is
a function of the bandwidth of the graphics DAC and the
bandwidth of the transmission system (cable and termination).
It is also a function of the overall pixel rate. Clearly, if the
dynamic characteristics of the system remain fixed, then the
slewing and settling time is likewise fixed. This time must be
subtracted from the total pixel period, leaving the stable period.
At higher pixel frequencies, the total cycle time is shorter and
the stable pixel time also becomes shorter.
PIXEL CLOCK
CZ
80nF
05688-006
SOG
05688-004
1nF
CP
8nF
Four programmable registers are provided to optimize the
performance of the PLL. These registers are:
•
The 12-bit divisor register (R0x01, R0x02). The input
HSYNC frequency range can be any frequency which,
combined with the PLL_Div, does not exceed the VCO
range . The PLL multiplies the frequency of the HSYNC
signal, producing pixel clock frequencies in the range of
10 MHz to 100 MHz. The divisor register controls the
exact multiplication factor.
•
The 2-bit VCO range register (R0x03[7:6]). To improve the
noise performance of the AD9380, the VCO operating
frequency range is divided into four overlapping regions.
The VCO range register sets this operating range. The
frequency ranges for the lowest and highest regions are
shown in Table 7.
Table 7.
VCORNGE
00
01
10
11
INVALID SAMPLE TIMES
05688-005
•
Figure 5. Pixel Sampling Times
Any jitter in the clock reduces the precision with which the
sampling time can be determined and must also be subtracted
from the stable pixel time. Considerable care has been taken in
the design of the AD9380 clock generation circuit to minimize
jitter. The clock jitter of the AD9380 is less than 13% of the total
pixel time in all operating modes, making the reduction in the
valid sampling time due to jitter negligible.
Pixel Rate Range
12 to 30
30 to 60
60 to 120
120 to 150
The 5-bit phase adjust register (R0x04). The phase of the
generated sampling clock can be shifted to locate an
optimum sampling point within a clock cycle. The phase
adjust register provides 32 phase-shift steps of 11.25° each.
The HSYNC signal with an identical phase shift is available
through the HSOUT pin.
The coast pin or the internal coast is used to allow the PLL to
continue to run at the same frequency, in the absence of the
incoming HSYNC signal or during disturbances in HSYNC
(such as equalization pulses). Coasting can be used during the
vertical sync period or any other time that the HSYNC signal is
unavailable. The polarity of the coast signal can be set through
the coast polarity register. Also, the polarity of the HSYNC
signal can be set through the HSYNC polarity register. For both
HSYNC and coast, a value of 1 is active high. The internal coast
function is driven off the VSYNC signal, which is typically a
time when HSYNC signals can be disrupted with extra
equalization pulses.
Rev. 0 | Page 14 of 60
AD9380
Power Management
The AD9380 uses the activity detect circuits, the active interface
bits in the serial bus, the active interface override bits, the
power-down bit, and the power-down pin to determine the
correct power state. There are four power states: full-power,
seek mode, auto power-down, and power-down.
Table 8 summarizes how the AD9380 determines the power
mode and the circuitry that is powered on/off in each of these
modes. The power-down command has priority and then the
automatic circuitry. The power-down pin (Pin 81—polarity set
by Register 0x26[3]) can drive the chip into four power-down
options. Bit 2 and Bit 1 of Register 0x26 control these four
options. Bit 0 controls whether the chip is powered down or the
outputs are placed in high impedance mode (with the exception
of SOG). Bit 7 to Bit 4 of Register 0x26 control whether the
outputs, SOG, Sony Philips digital interface (SPDIF ) or I2S
(IIS or Inter-IC Sound bus) outputs are in high impedance
mode or not. (See the 2-Wire Serial Control Register Detail
section for more detail.)
Table 8. Power-Down Mode Descriptions
Mode
Full Power
Seek Mode
Seek Mode
Power-Down1
1
1
1
Inputs
Sync Detect2
1
0
0
Power-Down
0
X
Auto PD Enable3
X
0
1
Power-On or Comments
Everything
Everything
Serial bus, sync activity detect, SOG, band gap
reference
Serial bus, sync activity detect, SOG, band gap
reference
1
Power-down is controlled via Bit 0 in Serial Bus Register 0x26.
Sync detect is determined by OR’ing Bit 7 to Bit 2 in Serial Bus Register 0x15.
3
Auto power-down is controlled via Bit 7 in Serial Bus Register 0x27.
2
Table 9. Recommended VCO Range and Charge Pump Current Settings for Standard Display Formats
Standard
VGA
Resolution
640 × 480
SVGA
800 × 600
XGA
1024 × 768
SXGA
1280 × 1024
1280 × 1024
480i
480p
720p
1035i
1080i
1080p
TV
1
Refresh
Rate (Hz)
60
72
75
85
56
60
72
75
85
60
70
75
80
85
60
75
60
60
60
60
60
60
Horizontal
Frequency (kHz)
31.5
37.7
37.5
43.3
35.1
37.9
48.1
46.9
53.7
48.4
56.5
60.0
64.0
68.3
64.0
80.0
15.75
31.47
45
33.75
33.75
67.5
Pixel
Rate (MHz)
25.175
31.500
31.500
36.000
36.000
40.000
50.000
49.500
56.250
65.000
75.000
78.750
85.500
94.500
108.000
135.000
13.51
27
74.25
74.25
74.25
148.5
These are preliminary recommendations for the analog PLL and are subject to change without notice.
Rev. 0 | Page 15 of 60
VCO Range1
00
01
01
01
01
01
01
01
01
10
10
10
10
10
10
11
00
00
10
10
10
11
Current1
101
011
100
100
100
101
110
110
110
011
100
100
101
110
110
110
010
101
100
100
100
110
AD9380
TIMING
The output data clock signal is created so that its rising edge
always occurs between data transitions and can be used to latch
the output data externally.
There is a pipeline in the AD9380, which must be flushed
before valid data becomes available. This means 23 data sets are
presented before valid data is available.
Figure 7 shows the timing of the AD9380.
Coast Timing
tPER
In most computer systems, the HSYNC signal is provided
continuously on a dedicated wire. In these systems, the coast
input and function are unnecessary and should not be used.
The pin should be permanently connected to the inactive state.
tDCYCLE
DATACK
tSKEW
05688-007
DATA
HSOUT
Three things happen to HSYNC in the AD9380. First, the
polarity of the HSYNC input is determined and thus has a
known output polarity. The known output polarity can be
programmed either active high or active low (Register 0x24,
Bit 7). Second, HSOUT is aligned with DATACK and the data
outputs. Third, the duration of HSOUT (in pixel clocks) is set
via Register 0x23. HSOUT is the sync signal to use to drive the
rest of the display system.
Figure 7. Output Timing
HSYNC Timing
Horizontal sync (HSYNC) is processed in the AD9380 to
eliminate ambiguity in the timing of the leading edge with
respect to the phase-delayed pixel clock and data.
The HSYNC input is used as a reference to generate the pixel
sampling clock. The sampling phase can be adjusted, with
respect to HSYNC, through a full 360° in 32 steps via the phase
adjust register (to optimize the pixel sampling time). Display
systems use HSYNC to align memory and display write cycles,
so it is important to have a stable timing relationship between
the HSYNC output (HSOUT) and data clock (DATACK).
In some systems, however, HSYNC is disturbed during the
vertical sync period (VSYNC). In some cases, HSYNC pulses
disappear. In other systems, such as those that employ
composite sync (Csync) signals or embedded SOG, HSYNC
includes equalization pulses or other distortions during
VSYNC. To avoid upsetting the clock generator during VSYNC,
it is important to ignore these distortions. If the pixel clock PLL
sees extraneous pulses, it attempts to lock to this new frequency,
and changes frequency by the end of the VSYNC period. It then
takes a few lines of correct HSYNC timing to recover at the
beginning of a new frame, which tears the image at the top of
the display.
The coast input is provided to eliminate this problem. It is an
asynchronous input that disables the PLL input and allows the
clock to free run at its then-current frequency. The PLL can
free-run for several lines without significant frequency drift.
Coast can be generated internally by the AD9380 (see
Register 0x12 [1]), can be driven directly from a VSYNC input,
or can also be provided externally by the graphics controller.
Rev. 0 | Page 16 of 60
AD9380
Sync Processing
is to extract VSYNC from the composite sync signal, which can
come from either the sync slicer or the HSYNC input. The
HSYNC filter is used to eliminate any extraneous pulses from
the HSYNC or SOGIN inputs, outputting a clean, low jitter
signal that is appropriate for mode detection and clock
generation. The HSYNC regenerator is used to recreate a clean,
although not low jitter, HSYNC signal that can be used for
mode detection and for counting HSYNCs per VSYNC. The
VSYNC filter is used to eliminate spurious VSYNCs, maintain a
stable timing relationship between the VSYNC and HSYNC
output signals, and generate the odd/even field output. The
coast generator creates a robust coast signal that allows the PLL
to maintain its frequency in the absence of HSYNC pulses.
The inputs of the AD9380 sync processing section are
combinations of digital HSYNCs and VSYNCs, analog sync-ongreen signal, sync-on-Y signal, and an optional external coast
signal. From these signals, the AD9380 generates a precise,
jitter-free (9% or less at 95 MHz) clock from its PLL; an
odd/even field signal; HSYNC and VSYNC out signals; a count
of HSYNCs per VSYNC; and a programmable SOG output. The
main sync processing blocks are the sync slicer, sync separator,
HSYNC filter, HSYNC regenerator, VSYNC filter, and coast
generator.
The sync slicer extracts the sync signal from the green graphics
or luminance video signal that is connected to the SOGIN input
and outputs a digital composite sync. The sync separator’s task
CHANNEL
SELECT [0x11:3]
HSYNC [0x11:7]
SELECT
HSYNC 0
MUX
PD2
AD1
HSYNC FILTER
AND
REGENERATOR
MUX
HSYNC 1
AD1
FH4
PD2
RH3
SYNC
SLICER
SOGIN 0
MUX
AD1
SYNC
SLICER
SOGIN 1
SP SYNC FILTER EN
0x21:7
MUX
SP5
SOGOUT
AD1
VSYNC 0
VSYNC
AD1
PD2
AD1
PD2
MUX
SOGOUT SELECT
0x24:2,1
SYNC
PROCESSOR
AND
VSYNC FILTER
MUX
VSYNC
FILTERED
VSYNC
MUX
VSOUT
VSYNC 1
VSYNC FILTER EN
0x21:5
FILTER COAST VSYNC
0x12:0
PLL SYNC FILTER EN
0x21:6
MUX
HSYNC/VSYNC
COUNTER
REG 26H, 27H
SP5
O/E
FIELD
HSYNC
COAST
MUX
COAST
AD9380
SP5
HSOUT
SP5
DATACK
PLL CLOCK
GENERATOR
COAST SELECT
0x12:1
05688-008
1ACTIVITY DETECT
2POLARITY DETECT
3REGENERATED HSYNC
4FILTERED HSYNC
5SET POLARITY
Figure 8. Sync Processing Block Diagram
Rev. 0 | Page 17 of 60
AD9380
Sync Slicer
The purpose of the sync slicer is to extract the sync signal from
the green graphics or luminance video signal that is connected
to the SOGIN input. The sync signal is extracted in a two-step
process. First, the SOG input (typically 0.3 V below the black
level) is detected and clamped to a known dc voltage. Next, the
signal is routed to a comparator with a variable trigger level (set
by Register 0x1D, Bits [7:3]), but nominally 0.128 V above the
clamped voltage. The sync slicer output is a digital composite
sync signal containing both HSYNC and VSYNC information
(see Figure 9).
Sync Separator
As part of sync processing, the sync separator’s task is to extract
VSYNC from the composite sync signal. It works on the idea
that the VSYNC signal stays active for a much longer time than
the HSYNC signal. By using a digital low-pass filter and a
digital comparator, it rejects pulses with small durations (such
as HSYNCs and equalization pulses) and only passes pulses
with large durations, such as VSYNC (see Figure 9).
The threshold of the digital comparator is programmable for
maximum flexibility. To program the threshold duration, write
a value (N) to Register 0x11. The resulting pulse width is
N × 200 ns. So, if N = 5 the digital comparator threshold is 1 μs.
Any pulses less than 1 μs are rejected, while any pulses greater
than 1 μs pass through.
The sync separator on the AD9380 is simply an 8-bit digital
counter with a 6 MHz clock. It works independently of the
polarity of the composite sync signal. Polarities are determined
elsewhere on the chip. The basic idea is that the counter counts
up when HSYNC pulses are present. But because HSYNC
pulses are relatively short in width, the counter only reaches a
value of N before the pulse ends. It then starts counting down
until eventually reaching 0 before the next HSYNC pulse
arrives. The specific value of N varies for different video modes,
but is always less than 255. For example, with a 1 μs width
HSYNC, the counter only reaches 5 (1 μs/200 ns = 5). Now,
when VSYNC is present on the composite sync, the counter also
counts up. However, because the VSYNC signal is much longer,
it counts to a higher number, M. For most video modes, M is at
least 255. So VSYNC can be detected on the composite sync
signal by detecting when the counter counts to higher than N.
The specific count that triggers detection, T, can be
programmed through the Serial Register 0x11.
Once VSYNC has been detected, there is a similar process to
detect when it goes inactive. At detection, the counter first
resets to 0, then starts counting up when VSYNC finishes. As in
the previous case, it detects the absence of VSYNC when the
counter reaches the threshold count, T. In this way, it rejects
noise and/or serration pulses. Once VSYNC is detected to be
absent, the counter resets to 0 and begins the cycle again.
There are two things to keep in mind when using the sync
separator. First, the resulting clean VSYNC output is delayed
from the original VSYNC by a duration equal to the digital
comparator threshold (N × 200 ns). Second, there is some
variability to the 200 ns multiplier value. The maximum variability over all operating conditions is ±20% (160 ns to 240 ns).
Because normal VSYNC and HSYNC pulse widths differ by a
factor of about 500 or more, 20% variability is not an issue.
NEGATIVE PULSE WIDTH = 40 SAMPLE CLOCKS
700mV MAXIMUM
SOGIN
+300mV
0mV
–300mV
SOGOUT OUTPUT
CONNECTED TO
HSIN
05688-009
COMPOSITE
SYNC
AT HSIN
VSOUT
FROM SYNC
SEPARATOR
Figure 9. Sync Slicer and Sync Separator Output
Rev. 0 | Page 18 of 60
AD9380
HSYNC Filter and Regenerator
The HSYNC filter is used to eliminate any extraneous pulses
from the HSYNC or SOGIN inputs, outputting a clean, low
jitter signal that is appropriate for mode detection and clock
generation. The HSYNC regenerator is used to re-create a clean,
although not low jitter, HSYNC signal that can be used for
mode detection and counting HSYNCs per VSYNC. The
HSYNC regenerator has a high degree of tolerance to
extraneous and missing pulses on the HSYNC input, but is not
appropriate for use by the PLL in creating the pixel clock
because of jitter.
The HSYNC regenerator runs automatically and requires no
setup to operate. The HSYNC filter requires the setting up of a
filter window. The filter window sets a periodic window of time
around the regenerated HSYNC leading edge, where valid
HSYNCs are allowed to occur. The general idea is that
extraneous pulses on the sync input occur outside of this filter
window and thus are filtered out. To set the filter window
timing, program a value (x) into Register 0x20. The resulting
filter window time is ±x times 25 ns either side of the
regenerated HSYNC leading edge. Just as for the sync separator
threshold multiplier, allow a ±20% variance in the 25 ns
multiplier to account for all operating conditions (20 ns to 30 ns
range).
A second output from the HSYNC filter is a status bit
(Register 0x16[0]) that tells whether extraneous pulses are
present on the incoming sync signal. Extraneous pulses are
often included for copy protection purposes, which this status
bit can detect.
The filtered HSYNC (rather than the raw HSYNC/SOGIN
signal) for pixel clock generation by the PLL is controlled by
Register 0x21[6]. The regenerated HSYNC (rather than the
raw HSYNC/SOGIN signal) for sync processing is controlled by
Register 0x21[7]. Use of the filtered HSYNC and regenerated
HSYNC is recommended. Figure 10 shows a filtered HSYNC.
HSIN
FILTER
WINDOW
HSOUT
VSYNC
EQUALIZATION
PULSES
EXPECTED
EDGE
05688-010
FILTER
WINDOW
Figure 10. Sync Processing Filter
Rev. 0 | Page 19 of 60
AD9380
VSYNC Filter and Odd/Even Fields
The VSYNC filter is used to eliminate spurious VSYNCs,
maintain a consistent timing relationship between the VSYNC
and HSYNC output signals, and generate the odd/even field
output.
The filter works by examining the placement of VSYNC
with respect to HSYNC and, if necessary, slightly shifting
it in time at the VSOUT output. The goal is to keep the
VSYNC and HSYNC leading edges from switching at the
same time, eliminating confusion as to when the first line
of a frame occurs. Enabling the VSYNC filter is done with
Register 0x21[5]. Use of the VSYNC filter is recommended for
all cases, including interlaced video, and is required when using
the HSYNC per VSYNC counter. Figure 11 and Figure 12
illustrates even/odd field determination in two situations.
SYNC SEPARATOR THRESHOLD
FIELD 1
QUADRANT
2
3
FIELD 0
4
1
FIELD 1
2
3
FIELD 0
4
1
The earlier digital visual interface (DVI) format was restricted
to an RGB 24-bit color space only. Embedded in this data
stream were HSYNCs, VSYNCs, and display enable (DE)
signals, but no audio information. The HDMI specification
allows transmission of all the DVI capabilities, but adds several
YCrCb formats that make the inclusion of a programmable
color space converter (CSC) a very desirable feature. With this,
the scaler following the AD9380 can specify that it always
wishes to receive a particular format—for instance, 4:2:2
YCrCb—regardless of the transmitted mode. If RGB is sent, the
CSC can easily convert that to 4:2:2 YCrCb while relieving the
scaler of this task.
In addition, the HDMI specification supports the transmission
of up to eight channels of S/PDIF or I2S audio. The audio
information is packetized and transmitted during the video
blanking periods along with specific information about the
clock frequency. Part of this audio information (audio
infoframe) tells the user how many channels of audio are
present, where they should be placed, information regarding the
source (make, model), and other data.
HSIN
DE GENERATOR
VSIN
The AD9380 has an onboard generator for DE, for start of
active video (SAV), and for end of active video (EAV), all of
which are necessary for describing the complete data stream for
a BT656-compatible output. In addition to this particular
output, it is possible to generate the DE for cases in which a
scaler is not used. This signal alerts the circuitry following the
AD9380 which video pixels are displayable.
05688-011
VSOUT
O/E FIELD
EVEN FIELD
Figure 11. VSYNC Filter—Even
SYNC SEPARATOR THRESHOLD
4:4:4 TO 4:2:2 FILTER
FIELD 1
QUADRANT
2
FIELD 0
3
4
1
FIELD 1
2
3
FIELD 0
4
The AD9380 contains a filter that allows it to convert a signal
from YCrCb 4:4:4 to YCrCb 4:2:2 while maintaining the
maximum accuracy and fidelity of the original signal.
1
HSIN
VSIN
Input Color Space to Output Color Space
O/E FIELD
ODD FIELD
05688-012
VSOUT
Figure 12. VSYNC Filter—Odd
The AD9380 can accept a wide variety of input formats and
either retain that format or convert to another. Input formats
supported are:
•
4:4:4 YCrCb 8-bit
HDMI RECEIVER
•
4:2:2 YCrCb 8-, 10-, and 12-bit
The HDMI receiver section of the AD9380 allows the reception
of a digital video stream, which is backward compatible with
DVI and able to accommodate not only video of various formats (RGB, YCrCb 4:4:4, 4:2:2), but also up to eight channels of
audio. Infoframes are transmitted carrying information about
the video format, audio clocks, and many other items necessary
for a monitor to use fully the information stream available.
•
RGB 8-bit
Output modes supported are:
•
4:4:4 YCrCb 8-bit
•
4:2:2 YCrCb 8-, 10-, and 12-bit
•
Dual 4:2:2 YCrCb 8-bits
Rev. 0 | Page 20 of 60
AD9380
Color Space Conversion (CSC) Matrix
AUDIO PLL SETUP
The CSC matrix in the AD9380 consists of three identical
processing channels. In each channel, three input values are
multiplied by three separate coefficients. Also included are an
offset value for each row of the matrix and a scaling multiple
for all values. Each value has a 13-bit, twos complement
resolution to ensure the signal integrity is maintained. The
CSC is designed to run at speeds up to 150 MHz, supporting
resolutions up to 1080p at 60 Hz. With any-to-any color space
support, formats such as RGB, YUV, YCbCr, and others are
supported by the CSC.
Data contained in the audio infoframes, among other registers,
define for the AD9380 HDMI receiver not only the type of
audio, but the sample frequency. It also contains information
about the N and CTS values used to re-create the clock. With
this information, it is possible to regenerate the audio sampling
frequency. The audio clock is regenerated by dividing the 20-bit
CTS value into the TMDS clock, then multiplying by the 20-bit
N value. This yields a multiple of the sampling frequency (fS) of
either 128 × fS or 256 × fS. It is possible for this to be specified
up to 1024 × fS.
SOURCE DEVICE
Table 10. CSC Port Mapping
Input Channel
R/CR
Gr/Y
B/CB
+
+
AUDIO BOARD LEVEL MUTING
The audio can be muted through the infoframes or locally
via the serial bus registers. Muting can be controlled with
Register R0x57, Bits [7:4].
AVI Infoframes
The HDMI TMDS transmission contains infoframes with
specific information for the monitor such as:
•
Audio information
o 2 to 8 channels of audio identified
o Audio coding
o Audio sampling frequency
×4
2
•
Speaker placement
×2
1
•
N and CTS values (for reconstruction of the audio)
0
•
Muting
•
Source information
o CD
o SACD
o DVD
•
Video information
o Video ID Code (per CEA861B)
o Color space
+
ROUT [11:0]
a2[12:0]
BIN [11:0]
×
×
1
4096
×
×
05688-013
a3[12:0]
GIN [11:0]
MULTIPLY 128 × fS
BY
N
Figure 14. N and CTS for Audio Clock
CSC_Mode[1:0]
1
4096
DIVIDE
BY
CTS
AND CTS VALUES ARE TRANSMITTED USING THE
AUDIO CLOCK REGENERATION PACKET. VIDEO
CLOCK IS TRANSMITTED ON TMDS CLOCK CHANNEL.
a4[12:0]
×
CLOCK
N1
1N
B
The functional diagram for a single channel of the CSC, as
shown in Figure 13, is repeated for the remaining G and B
channels. The coefficients for these channels are b1, b2, b3, b4,
c1, c2, c3, and c4.
×
CTS1
TMDS
REGISTER
N
N
One of the three channels is represented in Figure 13. In each
processing channel, the three inputs are multiplied by three
separate coefficients marked a1, a2, and a3. These coefficients
are divided by 4096 to obtain nominal values ranging from
–0.9998 to +0.9998. The variable labeled a4 is used as an offset
control. The CSC_Mode setting is the same for all three
processing channels. This multiplies all coefficients and offsets
by a factor of 2CSC_Mode.
RIN [11:0]
CYCLE
TIME
COUNTER
VIDEO
CLOCK
CSC Input Channel
RIN
GIN
BIN
a1[12:0]
DIVIDE
BY
N
128 × fS
SINK DEVICE
1
4096
Figure 13. Single CSC Channel
A programming example and register settings for several
common conversions are listed in the Color Space Converter
(CSC) Common Settings section.
For a detailed functional description and more programming
examples, refer to Application Note AN-795, AD9880 Color
Space Converter User's Guide.
•
Rev. 0 | Page 21 of 60
o
Aspect ratio
o
Horizontal and vertical bar information
o
MPEG frame information (I, B, or P frame)
Vendor (transmitter source) name and product model
05688-014
The main inputs, RIN, GIN, and BIN come from the 8- to 12-bit
inputs from each channel. These inputs are based on the input
format detailed in Table 11 The mapping of these inputs to the
CSC inputs is shown in Table 10.
AD9380
This information is the fundamental difference between DVI
and HDMI transmissions and is located in read-only registers
R0x5A to R0xEE. In addition to this information, registers are
provided to indicate that new information has been received.
Registers with addresses ending in 0xX7 or 0xXF, beginning at
R0x87 contain the new data flag (NDF) information. These
registers contain the same information and all are reset once
any of them are read. Although there is no external interrupt
signal, the user easily can read any of these registers to see if
there is new information to be processed.
P0
DATAIN
P1
P2
P3
P4
TIMING DIAGRAMS
Figure 15 and Figure 16 show the operation of the AD9380.The
output data clock signal is created so that its rising edge always
occurs between data transitions and can be used to latch the
output data externally. There is a pipeline in the AD9380 that
must be flushed before valid data becomes available. This
means six data sets are presented before valid data is available.
P5
P6
P7
P8
P9
P10
P11
HSIN
DATACK
8 CLOCK CYCLE DELAYS
DATAOUT
P0
P1
P2
P3
05688-015
2 CLOCK CYCLE DELAYS
HSOUT
Figure 15. RGB ADC Timing
DATAIN
P0
P1
P2
P3
P4
P5
P6
P7
P8
P9
P10
P11
HSIN
DATACK
8 CLOCK CYCLE DELAYS
YOUT
CB/CROUT
Y0
Y1
Y2
Y3
B0
R0
B2
R2
2
1
2 CLOCK CYCLE DELAYS
HSOUT
05688-016
NOTES:
1. PIXEL AFTER HSOUT CORRESPONDS TO BLUE INPUT.
2. EVEN NUMBER OF PIXEL DELAYS BETWEEN HSOUT AND DATAOUT.
Figure 16. YCrCb ADC Timing
Table 11.
Port
Bit
4:4:4
4:2:2
4:4:4 DDR
4:2:2 to 12
1
Red
7
6
5
4
Red/Cr [7:0]
CbCr [7:0]
DDR ↑ G [3:0] 1
DDR ↓ R [7:0]1
CbCR [11:0]
3
2
1
DDR ↑ B [7:4]
0
Green
7
6
5
Green/Y [7:0]
Y [7:0]
DDR ↑ B [3:0]
DDR ↓ G [7:4]
4
Arrows in the table indicate clock edge. Rising edge of clock = ↑, falling edge = ↓.
Rev. 0 | Page 22 of 60
3
0
DDR 4:2:2 ↑ CbCr [11:0]
DDR 4:2:2 ↓ Y,Y [11:0]
Y [11:0]
Blue
7 6 5 4 3 2
Blue/Cb [7:0]
DDR 4:2:2 ↑ CbCr ↓ Y, Y
1
0
AD9380
2-WIRE SERIAL REGISTER MAP
The AD9380 is initialized and controlled by a set of registers that determines the operating modes. An external controller is employed to
write and read the control registers through the 2-wire serial interface port.
Table 12. Control Register Map
Hex
Address
0x00
0x01
0x02
0x03
Read/Write
or Read-Only
Read
Read/Write
Read/Write
Read/Write
Bits
[7:0]
[7:0]
[7:4]
[7:6]
[5:3]
[2]
Default
Value
00000000
01101001
1101****
01******
**001***
*****0**
Register Name
Chip Revision
PLL Divider MSB
PLL Divider
VCO Range
Charge Pump
External Clock Enable
0x04
0x05
Read/Write
Read/Write
[7:3]
[7:0]
10000***
10000000
Phase Adjust
Red Gain
0x06
Read/Write
[7:0]
10000000
Green Gain
0x07
Read/Write
[7:0]
10000000
Blue Gain
0x08
Read/Write
[7:0]
00000000
Red Offset Adjust
0x09
0x0A
Read/Write
Read/Write
[7:0]
[7:0]
10000000
00000000
Red Offset
Green Offset Adjust
0x0B
0x0C
Read/Write
Read/Write
[7:0]
[7:0]
10000000
00000000
Green Offset
Blue Offset Adjust
0x0D
0x0E
Read/Write
Read/Write
[7:0]
[7:0]
10000000
00100000
0x0F
Read/Write
[7:2]
010000**
0x10
Read/Write
[7:2]
010000**
0x11
Read/Write
[7]
0*******
Blue Offset
Sync Separator
Threshold
SOG Comparator
Threshold Enter
SOG Comparator
Threshold Exit
HSYNC Source
[6]
*0******
HSYNC Source
Override
[5]
**0*****
VSYNC Source
[4]
***0****
VSYNC Source
Override
[3]
****0***
Channel Select
[2]
*****0**
Channel Select
Override
[1]
******0*
Interface Select
[0]
*******0
Interface Override
Description
Chip revision ID.
PLL feedback divider value MSB.
PLL feedback divider value.
VCO range.
Charge pump current control for PLL.
Selects the external clock input rather than the internal PLL
clock.
Selects the clock phase to use for the ADC clock.
Controls the gain of the red channel PGA. 0 = low gain,
255 = high gain.
Controls the gain of the green channel PGA. 0 = low gain,
255 = high gain.
Controls the gain of the blue channel PGA. 0 = low gain,
255 = high gain.
User adjustment of auto-offset. Allows user control of
brightness.
Red offset/target code. 0 = small offset, 255 = large offset.
User adjustment of auto-offset. Allows user control of
brightness.
Green offset/target code. 0 = small offset, 255 = large offset.
User adjustment of auto-offset. Allows user control of
brightness.
Blue offset/target code. 0 = small offset, 255 = large offset.
Selects the maximum HSYNC pulse width for composite sync
separation.
The enter level for the SOG slicer. Must be less than or equal to
the exit level.
The exit level for the SOG slicer. Must be greater than or equal to
the enter level.
0 = HSYNC.
1 = SOG.
0 = auto HSYNC source.
1 = manual HSYNC source.
0 = VSYNC.
1 = VSYNC from SOG.
0 = auto HSYNC source.
1 = manual HSYNC source.
0 = Channel 0.
1 = Channel 1.
0 = autochannel select.
1 = manual channel select.
0 = analog interface.
1 = digital interface.
0 = auto-interface select.
1 = manual interface select.
Rev. 0 | Page 23 of 60
AD9380
Hex
Address
0x12
0x13
0x14
0x15
0x16
Read/Write
or Read-Only
Read/Write
Read/Write
Read/Write
Read
Read
Bits
[7]
Default
Value
1*******
[6]
*0******
HSYNC Polarity
Override
[5]
**1*****
Input VSYNC Polarity
[4]
***0****
VSYNC Polarity
Override
[3]
****1***
Input Coast Polarity
[2]
*****0**
Coast Polarity
Override
Register Name
Input HSYNC Polarity
[1]
******0*
Coast Source
[0]
*******1
Filter Coast VSYNC
[7:0]
[7:0]
[7]
00000000
00000000
0*******
Precoast
Postcoast
HSYNC 0 Detected
[6]
*0******
HSYNC 1 Detected
[5]
**0*****
VSYNC 0 Detected
[4]
***0****
VSYNC 1 Detected
[3]
****0***
SOG 0 Detected
[2]
*****0**
SOG 1 Detected
[1]
******0*
Coast Detected
[7]
0*******
HSYNC 0 Polarity
[6]
*0******
HSYNC 1 Polarity
[5]
**0*****
VSYNC 0 Polarity
[4]
***0****
VSYNC 1 Polarity
[3]
****0***
Coast Polarity
[2]
*****0**
Pseudo Sync
Detected
[1]
******0*
Sync Filter Locked
[0]
*******0
Bad Sync Detect
Description
0 = active low.
1 = active high.
0 = auto HSYNC polarity.
1 = manual HSYNC polarity.
0 = active low.
1 = active high.
0 = auto VSYNC polarity.
1 = manual VSYNC polarity.
0 = active low.
1 = active high.
0 = auto coast polarity.
1 = manual coast polarity.
0 = internal coast.
1 = external coast.
0 = use raw VSYNC for coast generation.
1 = use filtered VSYNC for coast generation.
Number of HSYNC periods before VSYNC to coast.
Number of HSYNC periods after VSYNC to coast.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = not detected.
1 = detected.
0 = active low.
1 = active high.
0 = active low.
1 = active high.
0 = active low.
1 = active high.
0 = active low.
1 = active high.
0 = active low.
1 = active high.
0 = not detected.
1 = detected.
0 = not locked.
1 = locked.
0 = not detected.
1 = detected.
Rev. 0 | Page 24 of 60
AD9380
Hex
Address
0x17
Read/Write
or Read-Only
Read
Bits
[3:0]
Default
Value
****0000
0x18
0x19
Read
Read/Write
[7:0]
[7:0]
00000000
00001000
Register Name
HSYNCs per VSYNC
MSB
HSYNCs per VSYNC
Clamp Placement
0x1A
0x1B
Read/Write
Read/Write
[7:0]
[7]
00010100
0*******
Clamp Duration
Red Clamp Select
[6]
*0******
Green Clamp Select
[5]
**0*****
Blue Clamp Select
[4]
***0****
Clamp During Coast
Enable
[3]
****0***
Clamp Disable
[1]
******1*
Programmable
Bandwidth
[0]
*******0
Hold Auto-Offset
[7]
0*******
Auto-Offset Enable
[6:5]
*10*****
Auto-Offset
Update Mode
[4:3]
***01***
Difference Shift
Amount
[2]
*****1**
Auto Jump Enable
[1]
******1*
Post Filter Enable
[0]
*******0
Toggle Filter Enable
Slew Limit
Sync Filter Lock
Threshold
Sync Filter Unlock
Threshold
Sync Filter Window
Width
SP Sync Filter Enable
0x1C
Read/Write
0x1D
0x1E
Read/Write
Read/Write
[7:0]
[7:0]
00001000
32
0x1F
Read/Write
[7:0]
50
0x20
Read/Write
[7:0]
50
0x21
Read/Write
[7]
1*******
Description
MSB of HSYNCs per VSYNC.
HSYNCs per VSYNC count.
Number of pixel clocks after trailing edge of HSYNC to begin
clamp.
Number of pixel clocks to clamp.
0 = clamp to ground.
1 = clamp to midscale.
0 = clamp to ground.
1 = clamp to midscale.
0 = clamp to ground.
1 = clamp to midscale.
0 = don’t clamp during coast.
1 = clamp during coast.
0 = internal clamp enabled.
1 = internal clamp disabled.
0 = low bandwidth.
1 = full bandwidth.
0 = normal auto-offset operation.
1 = hold current offset value.
0 = manual offset.
1 = auto-offset using offset as target code.
00 = every clamp.
01 = every 16 clamps.
10 = every 64 clamps.
11 = every VSYNC.
00 = 100% of difference used to calculate new offset.
01 = 50%.
10 = 25%.
11 = 12.5%.
0 = normal operation.
1 = if code > 15 codes off, offset is jumped to the predicted
offset necessary to fix the > 15 code mismatch.
0 = disable post filer.
1 = enable post filter.
Post filter reduces update rate by 1/6 and requires that all six
updates recommend a change before changing the offset. This
prevents unwanted offset changes.
The toggle filter looks for the offset to toggle back and forth and
holds it if triggered. This prevents toggling in case of missing
codes in the PGA.
Limits the amount the offset can change by in a single update.
Number of clean HSYNCs required for sync filter to lock.
Number of missing HSYNCs required to unlock the sync filter. Counter
counts up if HSYNC pulse is missing and down for a good HSYNC.
Width of the window in which HSYNC pulses are allowed.
Enables coast, VSYNC duration, and VSYNC filter to use the
regenerated HSYNC rather than the raw HSYNC.
Rev. 0 | Page 25 of 60
AD9380
Hex
Address
Read/Write
or Read-Only
Bits
[6]
Default
Value
*1******
Register Name
PLL Sync Filter Enable
[5]
**0*****
VSYNC Filter Enable
[4]
***0****
[3]
**** 1***
VSYNC Duration
Enable
Auto-Offset Clamp
Mode
[2]
**** *1**
Auto-Offset Clamp
Length
0x22
0x23
Read/Write
Read/Write
[7:0]
[7:0]
4
32
VSYNC Duration
HSYNC Duration
0x24
Read/Write
[7]
1*******
HSYNC Output
Polarity
[6]
*1******
VSYNC Output
Polarity
0x25
Read/Write
[5]
**1*****
DE Output Polarity
[4]
***1****
Field Output Polarity
[3]
****1***
SOG Output Polarity
[2:1]
*****11*
SOG Output Select
[0]
*******0
Output CLK Invert
[7:6]
01******
Output CLK Select
[5:4]
**11****
[3:2]
****00**
Output Drive
Strength
Output Mode
Description
Enables the PLL to use the filtered HSYNC rather than the raw
HSYNC. This clips any bad HSYNCs, but does not regenerate
missing pulses.
Enables the VSYNC filter. The VSYNC filter gives a predictable
HSYNC/VSYNC timing relationship but clips one HSYNC period
off the leading edge of VSYNC.
Enables the VSYNC duration block. This block can be used if
necessary to restore the duration of a filtered VSYNC.
0 = auto-offset measures code during clamp.
1 = auto-offset measures code (10 or 16) clock cycles after end
of clamp for 6 clock cycles.
Sets delay after end of clamp for auto-offset clamp mode = 1.
0 = delay is 10 clock cycles.
1 = delay is 16 clock cycles.
VSYNC duration.
HSYNC duration. Sets the duration of the output HSYNC in pixel
clocks.
Output HSYNC polarity (both DVI and analog), 0 = active low
out.
1 = active high out.
Output VSYNC polarity (both DVI and analog).
0 = active low out.
1 = active high out.
Output DE polarity (both DVI and analog) .
0 = active low out.
1 = active high out.
Output field polarity (both DVI and analog).
0 = active low out.
1 = active high out.
Output SOG polarity (analog only).
0 = active low out.
1 = active high out.
Selects signal present on SOG output.
00 = SOG0 or SOG1.
01 = Raw HSYNC0 or Raw HSYNC1.
10 = regenerated sync.
11 = HSYNC to PLL.
0 = don’t invert clock out.
1 = invert clock out.
Select which clock to use on output pin. 1× CLK is divided down
from TMDS clock input when pixel repetition is in use.
00 = ½× CLK.
01 = 1× CLK.
10 = 2× CLK.
11 = 90° phase 1× CLK.
Set the drive strength of the outputs.
00 = lowest, 11 = highest.
Selects which pins the data comes out on.
00 = 4:4:4 mode (normal).
01 = 4:2:2 + DDR 4:2:2 on blue.
10 = DDR 4:4:4 + DDR 4:2:2 on blue.
11 = 12-bit 4:2:2 (HDMI can have 12-bit 4:2:2 data).
Rev. 0 | Page 26 of 60
AD9380
Hex
Address
0x26
Read/Write
or Read-Only
Read/Write
Bits
[1]
Default
Value
******1*
[0]
*******0
[7]
[6]
[5]
[4]
[3]
0*******
*0******
**0*****
***0****
****1***
[2:1]
*****00*
Register Name
Primary Output
Enable
Secondary Output
Enable
Output Three-State
SOG Three-State
SPDIF Three-State
I2S Three-State
Power-Down Pin
Polarity
Power-Down Pin
Function
[0]
*******0
Power-Down
[7]
1*******
Auto Power-Down
Enable
[6]
*0******
HDCP A0
[5]
**0*****
MCLK External
Enable
[4]
***0****
BT656 EN
[3]
[2:0]
****0***
*****000
Force DE Generation
Interlace Offset
Read/Write
[7:2]
011000**
VS Delay
0x29
Read/Write
[1:0]
[7:0]
******01
00000100
HS Delay MSB
HS Delay
0x2A
0x2B
0x2C
0x2D
0x2E
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
[3:0]
[7:0]
[3:0]
[7:0]
[7]
****0101
00000000
****0010
11010000
0*******
Line Width MSB
Line Width
Screen Height MSB
Screen Height
Ctrl EN
[6:5]
*00*****
I2S Out Mode
[4:0]
***11000
I2S Bit Width
0x27
0x28
Read/Write
Description
Enables primary output.
Enables secondary output (DDR 4:2:2 in Output Modes 1 and 2).
Three-state the outputs.
Three-state the SOG output.
Three-state the SPDIF output.
Three-state the I2S output and the MCLK out.
Sets polarity of power-down pin.
0 = active low.
1 = active high.
Selects the function of the power-down pin.
00 = power-down.
01 = power-down and three-state SOG.
10 = three-state outputs only.
11 = three-state outputs and SOG.
0 = normal.
1 = power-down.
0 = disable auto-low power state.
1 = enable auto-low power state.
Sets the LSB of the address of the HDCP I2C. Set to 1 only for a
second receiver in a dual-link configuration.
0 = use internally generated MCLK.
1 = use external MCLK input.
If an external MCLK is used, then it must be locked to the video
clock according to the CTS and N available in the I2C. Any mismatch between the internal MCLK and the input MCLK results in
dropped or repeated audio samples.
Enables EAV/SAV codes to be inserted into the video output
data.
Allows use of the internal DE generator in DVI mode.
Sets the difference (in HSYNCs) in field length between Field 0
and Field 1.
Sets the delay (in lines) from the VSYNC leading edge to the start
of active video.
MSB, Register 0x29.
Sets the delay (in pixels) from the HSYNC leading edge to the
start of active video.
MSB, Register 0x2B.
Sets the width of the active video line in pixels.
MSB, Register 0x2D.
Sets the height of the active screen in lines.
Allows Ctrl [3:0] to be output on the I2S data pins.
00 = I2S mode.
01 = right-justified.
10 = left-justified.
11 = raw IEC60958 mode.
Sets the desired bit width for right-justified mode.
Rev. 0 | Page 27 of 60
AD9380
Hex
Address
0x2F
Read/Write
or Read-Only
Read
0x30
Read
0x31
0x32
0x33
0x34
Bits
[6]
[5]
[4]
[3]
[2:0]
[6]
Default
Value
*0******
**0*****
***0****
****0***
*****000
*0******
[5]
[4]
[3:0]
**0*****
***0****
****0000
DVI HSYNC Polarity
DVI VSYNC Polarity
HDMI Pixel
Repetition
[7:4]
1001****
MV Pulse Max
[3:0]
****0110
MV Pulse Min
Read/Write
[7]
0*******
MV Oversample En
Read/Write
[6]
[5:0]
[7]
*0******
**001101
1*******
MV Pal En
MV Line Count Start
MV Detect Mode
[6]
*0******
MV Settings Override
[5:0]
[7:6]
**010101
10******
MV Line Count End
MV Pulse Limit Set
[5]
**0*****
Low Freq Mode
[4]
***0****
Low Freq Override
[3]
****0***
Up Conversion Mode
[2]
[1]
*****0**
******0*
CrCb Filter Enable
CSC_Enable
Read/Write
Read/Write
Register Name
TMDS Sync Detect
TMDS Active
AV Mute
HDCP Keys Read
HDMI Quality
HDMI Content
Encrypted
0x35
Read/Write
[6:5]
*01* ****
CSC_Mode
0x36
Read/Write
[4:0]
[7:0]
***01100
01010010
CSC_Coeff_A1 MSB
CSC_Coeff_A1 LSB
Description
Detects a TMDS DE.
Detects a TMDS clock.
Gives the status of AV mute based on general control packets.
Returns 1 when read of EEPROM keys is successful.
Returns quality number based on DE edges.
This bit is high when HDCP decryption is in use (content is
protected). The signal goes low when HDCP is not being used.
Customers can use this bit to determine whether or not to allow
copying of the content. The bit should be sampled at regular
intervals because it can change on a frame by frame basis.
Returns DVI HSYNC polarity.
Returns DVI VSYNC polarity.
Returns current HDMI pixel repetition amount. 0 = 1×, 1 = 2×, ...
The clock and data outputs automatically decimate by this value
to present the data in the original form.
Sets the maximum pseudo sync pulse width for Macrovision
detection.
Sets the minimum pseudo sync pulse width for Macrovision
detection.
Tells the Macrovision detection engine whether we are
oversampling or not.
Tells the Macrovision detection engine to enter PAL mode.
Sets the start line for Macrovision detection.
0 = standard definition.
1 = progressive scan mode.
0 = use hard-coded settings for line counts and pulse widths.
1 = use I2C values for these settings.
Sets the end line for Macrovision detection.
Sets the number of pulses required in the last 3 lines (SD mode
only).
Sets audio PLL to low frequency mode. Low frequency mode
should only be set for pixel clocks <80 MHz.
Allows the previous bit to be used to set low frequency mode
rather than the internal auto-detect.
0 = repeat Cr and Cb values.
1 = interpolate Cr and Cb values.
Enables the FIR filter for 4:2:2 CrCb output.
Enables the CSC. The default settings for the CSC provide HDTVto-RGB conversion.
Sets the fixed point position of the CSC coefficients, including
the A4, B4, and C4 offsets.
00 = ±1.0, −4096 to +4095.
01 = ±2.0, −8192 to +8190.
1× = ±4.0, −16384 to +16380.
MSB, Register 0x36.
Color space converter (CSC) coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x38.
CSC coefficient for equation:
ROUT = (A1 × RIN + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
B
0x37
0x38
Read/Write
Read/Write
[4:0]
[7:0]
***01000
00000000
CSC_Coeff_A2 MSB
CSC_Coeff_A2 LSB
B
Rev. 0 | Page 28 of 60
AD9380
Hex
Address
0x39
0x3A
Read/Write
or Read-Only
Read/Write
Read/Write
Bits
[4:0]
[7:0]
Default
Value
***00000
00000000
Register Name
CSC_Coeff_A3 MSB
CSC_Coeff_A3 LSB
0x3B
0x3C
Read/Write
Read/Write
[4:0]
[7:0]
***11001
11010111
CSC_Coeff_A4 MSB
CSC_Coeff_A4 LSB
0x3D
0x3E
Read/Write
Read/Write
[4:0]
[7:0]
***11100
01010100
CSC_Coeff_B1 MSB
CSC_Coeff_B1 LSB
0x3F
0x40
Read/Write
Read/Write
[4:0]
[7:0]
***01000
00000000
CSC_Coeff_B2 MSB
CSC_Coeff_B2 LSB
0x41
0x42
Read/Write
Read/Write
[4:0]
[7:0]
***11110
10001001
CSC_Coeff_B3 MSB
CSC_Coeff_B3 LSB
0x43
0x44
Read/Write
Read/Write
[4:0]
[7:0]
***00010
10010010
CSC_Coeff_B4 MSB
CSC_Coeff_B4 LSB
0x45
0x46
Read/Write
Read/Write
[4:0]
[7:0]
***00000
00000000
CSC_Coeff_C1 MSB
CSC_Coeff_C1 LSB
0x47
0x48
Read/Write
Read/Write
[4:0]
[7:0]
***01000
00000000
CSC_Coeff_C2 MSB
CSC_Coeff_C2 LSB
0x49
0x4A
Read/Write
Read/Write
[4:0]
[7:0]
***01110
10000111
CSC_Coeff_C3 MSB
CSC_Coeff_C3 LSB
0x4B
0x4C
Read/Write
Read/Write
[4:0]
[7:0]
***11000
10111101
CSC_Coeff_C4 MSB
CSC_Coeff_C4 LSB
0x50
Read/Write
[7:0]
00100000
Test
Description
MSB, Register 0x3A.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x3C.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x3E.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x40.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x42.
CSC coefficient for equation:
ROUT = (A1 × RIN + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x44.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × RIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x46.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x48.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x4A.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
MSB, Register 0x4C.
CSC coefficient for equation:
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
Must be written to 0x20 for proper operation.
B
B
B
B
B
B
B
B
B
B
Rev. 0 | Page 29 of 60
AD9380
Hex
Address
0x56
0x57
Read/Write
or Read-Only
Read/Write
Read/Write
0x58
Read/Write
Bits
[7:0]
[7]
[6]
[3]
[2]
[7]
[6:4]
Default
Value
00001111
0*******
*0******
****0***
*****0**
Register Name
Test
A/V Mute Override
AV Mute Value
Disable Video Mute
Disable Audio Mute
MCLK PLL Enable
MCLK PLL_N
[3]
N_CTS_Disable
[2:0]
MCLK FS_N
MDA/MCL PU
CLK Term O/R
Manual CLK Term
FIFO Reset UF
FIFO Reset OF
MDA/MCL ThreeState
Packet Detected
0x59
Read/Write
[6]
[5]
[4]
[2]
[1]
[0]
0x5A
Read
[6:0]
0x5B
0x5E
Read
Read
[3]
[7:6]
[5:3]
2
1
0
0x5F
Read
[7:0]
0x60
Read
0x61
Read
[7:4]
[3:0]
[5:4]
[3:0]
Description
Must be written to 0x0F for proper operation.
A1 overrides the AV mute value with Bit 6.
Sets AV mute value if override is enabled.
Disables mute of video during AV mute.
Disables mute of audio during AV mute.
MCLK PLL enable—uses analog PLL.
MCLK PLL N [2:0]—this controls the division of the MCLK out of
the PLL: 0 = /1, 1 = /2, 2 = /3, 3 = /4, etc.
Prevents the N/CTS packet on the link from writing to the N and
CTS registers.
Controls the multiple of 128 fS used for MCLK out. 0 = 128 fS,
1 = 256 fS, 2 = 384, 7 = 1024 fS.
This disables the MDA/MCL pull-ups.
Clock termination power-down override: 0 = auto, 1 = manual.
Clock termination: 0 = normal, 1 = disconnected.
This bit resets the audio FIFO if underflow is detected.
This bit resets the audio FIFO if overflow is detected.
This bit three-states the MDA/MCL lines.
These 7 bits are updated if any specific packet has been received
since last reset or loss of clock detect. Normal is 0x00.
Bit Data Packet Detected
0
AVI infoframe.
1
Audio infoframe.
2
SPD infoframe.
3
MPEG source infoframe.
4
ACP packets.
5
ISRC1 packets.
6
ISRC2 packets.
HDMI Mode
0 = DVI, 1 = HDMI.
Channel Status
Mode = 00. All others are reserved.
When Bit 1 = 0 (Linear PCM).
000 = 2 audio channels without pre-emphasis.
001 = 2 audio channels with 50/15 μs pre-emphasis.
010 = reserved.
011 = reserved.
0 = software for which copyright is asserted.
1 = software for which no copyright is asserted.
0 = audio sample word represents linear PCM samples.
1 = audio sample word used for other purposes.
0 = consumer use of channel status block.
Audio Channel Status
See CEA 861B for description
Channel Status
Category Code
Channel Number
See CEA 861B for description
Source Number
Clock Accuracy
Clock accuracy.
00 = Level II.
01 = Level III.
10 = Level I.
11 = reserved.
Sampling
0011 = 2 kHz.
Frequency
0000 = 44.1 kHz.
1000 = 88.2 kHz.
Rev. 0 | Page 30 of 60
AD9380
Hex
Address
Read/Write
or Read-Only
Bits
0x62
Read
[3:0]
Word Length
0x7B
Read
[7:0]
CTS [19:12]
0x7C
0x7D
Read
Read
Read
[7:0]
[7:4]
[3:0]
CTS [11:4]
CTS [3:0]
N [19:16]
0x7E
0x7F
Read
Read
[7:0]
[7:0]
N [15:8]
N [7:0]
0x80
0x81
Read
Read
[7:0]
[6:5]
4
[3:2]
[1:0]
0x82
Read
[7:6]
[5:4]
Default
Value
Register Name
Description
1100 = 176.4 kHz.
0010 = 48k Hz.
1010 = 96 kHz.
1110 = 192 kHz.
Word length.
0000 = not specified.
0100 = 16 bits.
0011 = 17 bits.
0010 = 18 bits.
0001 = 19 bits.
0101 = 20 bits.
1000 = not specified.
1100 = 20 bits.
1011 = 21 bits.
1010 = 22 bits.
1001 = 23 bits.
1101 = 24 bits.
Cycle time stamp—this 20-bit value is used with the N value to
regenerate an audio clock. For remaining bits, see Register 0x7C
and Register 0x7D.
See R0x7B.
See R0x7B.
20-bit N used with CTS to regenerate the audio clock. For
remaining bits, see Register 0x7E and Register 0x7F.
AVI Infoframe
AVI Infoframe Version
Y [1:0] indicates RGB, 4:2:2 or 4:4:4.
00 = RGB.
01 = YCbCr 4:2:2.
10 = YCbCr 4:4:4.
Active Format
Active format information present.
Information Status
0 = no data.
1 = active format information valid.
Bar Information
B [1:0].
00 = no bar information.
01 = horizontal bar information valid.
10 = vertical bar information valid.
11 = horizontal and vertical bar information valid.
Scan Information
S [1:0].
00 = no information.
01 = overscanned (television).
10 = underscanned (computer).
Colorimetry
C [1:0].
00 = no data.
01 = SMPTE 170M, ITU601.
10 = ITU709.
Picture Aspect Ratio
M [1:0].
00 = no data.
01 = 4:3.
10 = 16:9.
Rev. 0 | Page 31 of 60
AD9380
Hex
Address
0x83
Read/Write
or Read-Only
Read
Bits
[3:0]
[1:0]
Default
Value
Register Name
Active Format Aspect
Ratio
Nonuniform Picture
Scaling
0x84
Read
[6:0]
0x85
Read
[3:0]
Video Identification
Code
Pixel Repeat
0x86
Read
[7:0]
Active Line Start LSB
0x87
Read
[6:0]
New Data Flags
0x88
0x89
Read
Read
[7:0]
[7:0]
Active Line Start MSB
Active Line End LSB
0x8A
0x8B
Read
Read
[7:0]
[7:0]
Active Line End MSB
Active Pixel Start LSB
0x8C
0x8D
Read
Read
[7:0]
[7:0]
Active Pixel Start MSB
Active Pixel End LSB
0x8E
0x8F
0x90
Read
Read
Read
[7:0]
[6:0]
[7:0]
0x91
Read
[7:4]
Active Pixel End MSB
New Data Flags
Audio Infoframe
Version
Audio Coding Type
Description
R [3:0].
1000 = same as picture aspect ratio.
1001 = 4:3 (center).
1010 = 16:9 (center).
1011 = 14:9 (center).
SC [1:0].
00 = no known nonuniform scaling.
01 = picture has been scaled horizontally.
10 = picture has been scaled vertically.
11 = picture has been scaled horizontally and vertically.
VIC [6:0] video identification code—refer to CEA EDID short
video descriptors.
PR [3:0]—This specifies how many times a pixel has been
repeated.
0000 = no repetition (pixel sent once).
0001 = pixel sent twice (repeated once).
0010 = pixel sent 3 times.
1001 = pixel sent 10 times.
Values 0xA to 0xF reserved.
This represents the line number of the end of the top horizontal
bar. If 0, there is no horizontal bar. Combines with Register 0x88
for a 16-bit value.
New data flags. These 7 bits are updated if any specific data
changes. Normal (no NDFs) is 0x00. When any NDF register is
read, all bits reset to 0x00. All NDF registers contain the same
data.
Bit Data Packet Changed
0
AVI infoframe.
1
audio infoframe.
2
SPD infoframe.
3
MPEG source infoframe.
4
ACP packets.
5
ISRC1 packets.
6
ISRC2 packets.
Active line start MSB (see Register 0x86).
This represents the line number of the beginning of a lower
horizontal bar. If greater than the number of active video lines,
there is no lower horizontal bar. Combines with Register 0x8A
for a 16-bit value.
Active line end MSB. See Register 0x89.
This represents the last pixel in a vertical pillar-bar at the left side
of the picture. If 0, there is no left bar. Combines with Register
0x8C for a 16-bit value.
Active pixel start MSB. See Register 0x8B.
This represents the first horizontal pixel in a vertical pillar bar at
the right side of the picture. If greater than the maximum
number of horizontal pixels, there is no vertical bar. Combines
with Register 0x8E for a16-bit value.
Active pixel end MSB. See Register 0x8D.
New data flags (see Register 0x87).
CT [3:0]. Audio coding type.
Rev. 0 | Page 32 of 60
AD9380
Hex
Address
Read/Write
or Read-Only
Bits
[2:0]
0x92
Read
[4:2]
[1:0]
0x93
Read
[7:0]
0x94
Read
[7:0]
0x95
7
Read
[6:3]
0x96
0x97
Read
Read
[7:0]
[6:0]
0x98
Read
[7:0]
0x99
Read
[7:0]
0x9A
0x9B
0x9C
0x9D
Read
Read
Read
Read
[7:0]
[7:0]
[7:0]
[7:0]
Default
Value
Register Name
Description
0x0 = Refer to stream header.
0x1 = IEC60958 PCM.
0x2 = AC3.
0x3 = MPEG1 (Layer 1 and Layer 2).
0x4 = MP3 (MPEG1 Layer 3).
0x5 = MPEG2 (multichannel).
0x6 = AAC.
0x7 = DTS.
0x8 = ATRAC.
Audio Coding Count
CC [2:0]. Audio channel count.
000 = refer to stream header.
001 = 2 channels.
010 = 3 channels.
111 = 8 channels.
Sampling Frequency
SF [2:0]. Sampling frequency.
000 = refer to stream header.
001 = 32 kHz.
010 = 44.1 kHz (CD).
011 = 48 kHz.
100 = 88.2 kHz.
101 = 96 kHz.
110 = 176.4 kHz.
111 = 192 kHz.
Sample Size
SS [1:0]. Sample size.
00 = refer to stream header.
01 = 16-bit.
10 = 20-bit.
11 = 24-bit.
Max Bit Rate
Max bit rate (compressed audio only). The value of this field
multiplied by 8 kHz represents the maximum bit rate.
Speaker Mapping
CA [7:0]. Speaker mapping or placement for up to 8 channels.
See Table 39.
Down-Mix
DM_INH—down-mix inhibit.
0 = permitted or no information.
1 = prohibited.
Level Shift
LSV [3:0]—level shift values with attenuation information.
0000 = 0 dB attenuation.
0001 = 1 dB attenuation.
…..
1111 = 5 dB attenuation.
Reserved.
New Data Flags
New data flags (see Register 0x87).
Source Product Description (SPD) Infoframe
See CEA 861B for description.
Source Product
Description (SPD)
Infoframe Version
Vender Name
Vender name character 1 (VN1) in 7-bit ASCII code. This is the
Character 1
first character in 8 of the company name that appears on the
product.
VN2
VN2.
VN3
VN3.
VN4
VN4.
VN5
VN5.
Rev. 0 | Page 33 of 60
AD9380
Hex
Address
0x9E
0x9F
0xA0
0xA1
0xA2
Read/Write
or Read-Only
Read
Read
Read
Read
Read
Bits
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
0xA3
0xA4
0xA5
0xA6
0xA7
0xA8
0xA9
0xAA
0xAB
0xAC
0xAD
0xAE
0xAF
0xB0
0xB1
0xB2
0xB3
0xB4
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
0xB7
Read
[6:0]
0xB8
Read
[7:0]
0xB9
Read
[7:0]
0xBA
0xBB
0xBC
Read
Read
Read
[7:0]
[7:0]
[7:0]
4
0xBD
Read
[1:0]
Default
Value
Register Name
VN6
New Data Flags
VN7
VN8
Product Description
Character 1
Description
VN6.
New data flags (see 0x87).
VN7.
VN8.
Product Description Character 1 (PD1) in 7-bit ASCII code. This is
the first character of 16 that contains the model number and a
short description.
PD2
PD2.
PD3
PD3.
PD4
PD4.
PD5
PD5.
New Data Flags
New data flags (see Register 0x87).
PD6
PD6.
PD7
PD7.
PD8
PD8.
PD9
PD9.
PD10
PD10.
PD11
PD11.
PD12
PD12.
New Data Flags
New data flags (see Register 0x87).
PD13
PD13.
PD14
PD14.
PD15
PD15.
PD16
PD16.
Source Device
This is a code that classifies the source device.
Information Code
0x00 = unknown.
0x01 = digital STB.
0x02 = DVD.
0x03 = D-VHS.
0x04 = HDD video.
0x05 = DVC.
0x06 = DSC.
0x07 = video CD.
0x08 = game.
0x09 = PC general.
New Data Flags
New data flags (see Register 0x87).
MPEG Source Infoframe
See CEA 861B for description.
MPEG Source
Infoframe Version
MB(0)
MB [0] Lower byte of MPEG bit rate: Hz. This is the lower 8 bits of
32 bits (4 bytes) that specify the MPEG bit rate in Hz.
MB[1]
MB [1].
MB[2]
MB [2].
MB [3] (upper byte).
Field Repeat
FR—New field or repeated field.
0 = New field or picture.
1 = Repeated field.
MPEG Frame
MF [1:0]. This identifies whether frame is an I, B, or P picture.
00 = unknown.
01 = I picture.
10 = B picture.
11 = P picture.
Rev. 0 | Page 34 of 60
AD9380
Hex
Address
0xBE
0xBF
0xC0
Read/Write
or Read-Only
Read
Read
Read
0xC1
0xC2
0xC3
0xC4
0xC5
0xC6
0xC7
0xC8
Read
Read
Read
Read
Rea
Read
Read
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
7
ACP Packet Byte 0
ACP_PB1
ACP_PB2
ACP_PB3
ACP_PB4
ACP_PB5
NDF
ISRC1 Continued
Read
6
ISRC1 Valid
[2:0]
ISRC1 Status
Bits
[7:0]
[6:0]
[7:0]
Default
Value
Register Name
New Data Flags
Audio Content
Protection Packet
(ACP) Type
0xC9
0xCA
0xCB
0xCC
0xCD
0xCE
0xCF
0xD0
0xD1
0xD2
0xD3
0xD4
0xD5
0xD6
0xD7
0xD8
0xD9
0xDA
0xDB
0xDC
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
ISRC1 Packet Byte 0
ISRC1_PB1
ISRC1_PB2
ISRC1_PB3
ISRC1_PB4
ISRC1_PB5
NDF
ISRC1_PB6
ISRC1_PB7
ISRC1_PB8
ISRC1_PB9
ISRC1_PB10
ISRC1_PB11
ISRC1_PB12
NDF
ISRC1_PB13
ISRC1_PB14
ISRC1_PB15
ISRC1_PB16
ISRC2 Packet Byte 0
0xDD
0xDE
0xDF
0xE0
0xE1
0xE2
0xE3
0xE4
Read
Read
Read
Read
Read
Read
Read
Read
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
ISRC2_PB1
ISRC2_PB2
New Data Flags
ISRC2_PB3
ISRC2_PB4
ISRC2_PB5
ISRC2_PB6
ISRC2_PB7
Description
Reserved.
New data flags (see 0x87).
Audio content protection packet (ACP) type.
0x00 = Generic audio.
0x01 = IEC 60958-identified audio.
0x02 = DVD-audio.
0x03 = reserved for super audio CD (SACD).
0x04 to 0xFF reserved.
ACP Packet Byte 0 (ACP_PB0).
ACP_PB1.
ACP_PB2.
ACP_PB3.
ACP_PB4.
ACP_PB5.
New data flags (see 0x87).
International standard recording code (ISRC1) continued—This
indicates an ISRC2 packet is being transmitted.
0 = ISRC1 status bits and packet bytes (PBs) not valid.
1 = ISRC1 status bits and PBs valid.
001 = starting position.
010 = intermediate position.
100 = final position.
ISRC1 Packet Byte 0 (ISRC1_PB0).
ISRC1_PB1.
ISRC1_PB2.
ISRC1_PB3.
ISRC1_PB4.
ISRC1_PB5.
New data flags (see Register 0x87).
ISRC1_PB6.
ISRC1_PB7.
ISRC1_PB8.
ISRC1_PB9.
ISRC1_PB10.
ISRC1_PB11.
ISRC1_PB12.
New data flags (see 0x87).
ISRC1_PB13.
ISRC1_PB14.
ISRC1_PB15.
ISRC1_PB16.
ISRC2 Packet Byte 0 (ISRC2_PB0)—This is transmitted only when
the ISRC continue bit (Register 0xC8, Bit 7) is set to 1.
ISRC2_PB1.
ISRC2_PB2.
New data flags (see Register 0x87).
ISRC2_PB3.
ISRC2_PB4.
ISRC2_PB5.
ISRC2_PB6.
ISRC2_PB7.
Rev. 0 | Page 35 of 60
AD9380
Hex
Address
0xE5
0xE6
0xE7
0xE8
0xE9
0xEA
0xEB
0xEC
0xED
0xEE
Read/Write
or Read-Only
Read
Read
Read
Read
Read
Read
Read
Read
Read
Read
Bits
[7:0]
[7:0]
[6:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
[7:0]
Default
Value
Register Name
ISRC2_PB8
ISRC2_PB9
New Data Flags
ISRC2_PB10
ISRC2_PB11
ISRC2_PB12
ISRC2_PB13
ISRC2_PB14
ISRC2_PB15
ISRC2_PB16
Description
ISRC2_PB8.
ISRC2_PB9.
New data flags (see Register 0x87).
ISRC2_PB10.
ISRC2_PB11.
ISRC2_PB12.
ISRC2_PB13.
ISRC2_PB14.
ISRC2_PB15.
ISRC2_PB16.
Rev. 0 | Page 36 of 60
AD9380
2-WIRE SERIAL CONTROL REGISTER DETAILS
CHIP IDENTIFICATION
CLOCK GENERATOR CONTROL
0x00—Bits[7:0] Chip Revision
0x03—Bits[7:6] VCO Range Select
An 8-bit value that reflects the current chip revision.
Two bits that establish the operating range of the clock
generator. VCORNGE must be set to correspond with the
desired operating frequency (incoming pixel rate). The PLL
gives the best jitter performance at high frequencies. For this
reason, to output low pixel rates and still get good jitter
performance, the PLL actually operates at a higher frequency
but then divides down the clock rate. Table 13 shows the pixel
rates for each VCO range setting. The PLL output divisor is
automatically selected with the VCO range setting.
PLL DIVIDER CONTROL
0x01—Bits[7:0] PLL Divide Ratio MSBs
The eight most significant bits of the 12-bit PLL divide ratio
PLLDIV.
The PLL derives a pixel clock from the incoming HSYNC
signal. The pixel clock frequency is then divided by an integer
value, such that the output is phase-locked to HSYNC. This
PLLDIV value determines the number of pixel times (pixels
plus horizontal blanking overhead) per line. This is typically
20% to 30% more than the number of active pixels in the
display.
The 12-bit value of the PLL divider supports divide ratios from
221 to 4095. The higher the value loaded in this register, the
higher the resulting clock frequency with respect to a fixed
HSYNC frequency.
VESA has established some standard timing specifications,
which assist in determining the value for PLLDIV as a function
of horizontal and vertical display resolution and frame rate (see
Table 9).
However, many computer systems do not conform precisely to
the recommendations, and these numbers should be used only
as a guide. The display system manufacturer should provide
automatic or manual means for optimizing PLLDIV. An
incorrectly set PLLDIV usually produces one or more vertical
noise bars on the display. The greater the error, the greater the
number of bars produced.
Table 13. VCO Ranges
VCO Range
00
01
10
11
Pixel Rate Range
12 to 30
30 to 60
60 to 120
120 to 150
The power-up default value is 01.
Bits[5:3] Charge Pump Current
Three bits that establish the current driving the loop filter in the
clock generator.
Table 14. Charge Pump Currents
Ip2
0
0
0
0
1
1
1
1
Ip1
0
0
1
1
0
0
1
1
Ip0
0
1
0
1
0
1
0
1
Current (μA)
50
100
150
250
350
500
750
1500
The power-up default value of PLLDIV is 1693 (PLLDIVM =
0x69, PLLDIVL = 0xDx)
The power-up default value is current = 001.
The AD9380 updates the full divide ratio only when the LSBs
are changed. Writing to this register by itself does not trigger an
update.
This bit determines the source of the pixel clock.
0x02—Bits[7:4] PLL Divide Ratio LSBs
The four least significant bits of the 12-bit PLL divide ratio
PLLDIV.
The power-up default value of PLLDIV is 1693 (PLLDIVM =
0x69, PLLDIVL = 0xDx).
Bit[2] External Clock Enable
Table 15. External Clock Select Settings
EXTCLK
0
1
Function
Internally generated clock
Externally provided clock signal
A Logic 0 enables the internal PLL that generates the pixel clock
from an externally provided HSYNC.
A Logic 1 enables the external CKEXT input pin. In this mode,
the PLL divide ratio (PLLDIV) is ignored. The clock phase
adjusts (phase is still functional). The power-up default value is
EXTCLK = 0.
Rev. 0 | Page 37 of 60
AD9380
0x04—Bits[7:3] Phase Adjust
These bits provide a phase adjustment for the DLL to generate
the ADC clock. A 5-bit value that adjusts the sampling phase in
32 steps across one pixel time. Each step represents an 11.25°
shift in sampling phase. The power-up default is 16.
INPUT GAIN
0x05—Bits[7:0] Red Channel Gain
If clamp feedback is disabled, the offset register bits control the
absolute offset added to the channel. The offset control provides
a +127/−128 LSBs of adjustment range, with one LSB of offset
corresponding to 1 LSB of output code. If clamp feedback is
enabled these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up default
is 0x80.
0x0A—Bits[7:0] Green Channel Offset Adjust
These bits control the programmable gain amplifier (PGA) of
the red channel. The AD9380 can accommodate input signals
with a full-scale range of between 0.5 V and 1.0 V p-p. Setting
the red gain to 255 corresponds to an input range of 1.0 V. A red
gain of 0 establishes an input range of 0.5 V. Note that
increasing red gain results in the picture having less contrast
(the input signal uses fewer of the available converter codes).
The power-up default is 0x80.
0x06—Bits[7:0] Green Channel Gain
If clamp feedback is enabled, the 8-bit offset adjust determines
the clamp code. The 8-bit offset adjust is a twos complement
number consisting of 1 sign bit plus 7 bits (0x7F = +127, 0x00 =
0, 0xFF = −1, and 0x80 = −128). For example, if the register is
programmed to 130d, then the output code is equal to 130d at
the end of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regardless of the
clamp feedback setting. The power-up default is 0.
0x0B—Bits[7-0] Green Channel Offset
These bits control the PGA of the green channel. The AD9380
can accommodate input signals with a full-scale range of
between 0.5 V p-p and 1.0 V p-p. Setting the green gain to 255
corresponds to an input range of 1.0 V. A green gain of 0
establishes an input range of 0.5 V. Note that increasing green
gain results in the picture having less contrast (the input signal
uses fewer of the available converter codes). The power-up
default is 0x80.
0x07—Bits[7:0] Blue Channel Gain
These bits control the PGA of the blue channel. The AD9380
can accommodate input signals with a full-scale range of
between 0.5 V and 1.0 V p-p. Setting the blue gain to 255
corresponds to an input range of 1.0 V. A blue gain of 0
establishes an input range of 0.5 V. Note that increasing blue
gain results in the picture having less contrast (the input signal
uses fewer of the available converter codes). The power-up
default is 0x80.
INPUT OFFSET
0x08—Bits[7:0] Red Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust determines
the clamp code. The 8-bit offset adjust is a twos complement
number consisting of 1 sign bit plus 7 bits (0x7F = +127, 0x00 =
0, 0xFF = −1, and 0x80 = −128). For example, if the register is
programmed to 130d, then the output code is equal to 130d at
the end of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regardless of the
clamp feedback setting. The power-up default is 0.
0x09—Bits[7:0] Red Channel Offset
These eight bits are the red channel offset control. The offset
control shifts the analog input, resulting in a change in brightness. Note that the function of the offset register depends on
whether clamp feedback is enabled (Register 0x1C, Bit 7 = 1).
These eight bits are the green channel offset control. The offset
control shifts the analog input, resulting in a change in brightness. Note that the function of the offset register depends on
whether clamp feedback is enabled (Register 0x1C, Bit 7 = 1).
If clamp feedback is disabled, the offset register bits control the
absolute offset added to the channel. The offset control provides
an adjustment range of +127/−128 LSBs, with one LSB of offset
corresponding to 1 LSB of output code. If clamp feedback is
enabled, these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up default
is 0x80.
0x0C—Bits[7:0] Blue Channel Offset Adjust
If clamp feedback is enabled, the 8-bit offset adjust determines
the clamp code. The 8-bit offset adjust is a twos complement
number consisting of 1 sign bit plus 7 bits (0x7F = +127, 0x00 =
0, 0xFF = −1, and 0x80 = −128). For example, if the register is
programmed to 130d, then the output code is equal to 130d at
the end of the clamp period. Note that incrementing the offset
register setting by 1 LSB adds 1 LSB of offset, regardless of the
clamp feedback setting. The power-up default is 0.
0x0D—Bits[7:0] Blue Channel Offset
These eight bits are the blue channel offset control. The offset
control shifts the analog input, resulting in a change in brightness. Note that the function of the offset register depends on
whether clamp feedback is enabled (Register 0x1C, Bit 7 = 1).
If clamp feedback is disabled, the offset register bits control the
absolute offset added to the channel. The offset control provides
an adjustment range of +127/−128 LSBs, with 1 LSB of offset
corresponding to 1 LSB of output code. If clamp feedback is
enabled, these bits provide the relative offset (brightness) from
the offset adjust in the previous register. The power-up default
is 0x80.
Rev. 0 | Page 38 of 60
AD9380
SYNC
0x12—Bits[6] HSYNC Polarity Override
0x0E—Bits[7:0] Sync Separator
Selects the maximum HSYNC pulse width for composite sync
separation. Power-down default is 0x20.
0 = auto HSYNC polarity, 1 = manual HSYNC polarity. Manual
HSYNC polarity is defined in Register 0x11, Bit 7. The powerup default is 0.
0x0F—Bits[7:2] SOG Comparator Threshold Enter
0x12—Bit[5] Input VSYNC Polarity
The enter level for the SOG slicer. Must be < exit level
(Register 0x10). The power-up default is 0x10.
0 = active low, 1 = active high. The power-up default is 1. These
selections are ignored if Register 0x11, Bit 4 = 0.
0x10—Bits[7:2] SOG Comparator Threshold Exit
0x12—Bit[4] VSYNC Polarity Override
The exit level for the SOG slicer. Must be > enter level
(Register 0x0F). The power-up default is 0x10.
0 = auto VSYNC polarity, 1 = manual VSYNC polarity. Manual
VSYNC polarity is defined in Register 0x11, Bit 5. The powerup default is 0.
0x11—Bit[7] HSYNC Source
COAST AND CLAMP CONTROLS
0 = HSYNC, 1 = SOG. The power-up default is 0. These
selections are ignored if Register 0x11, Bit 6 = 0.
0x12—Bit[3] Input Coast Polarity
0 = active low, 1 = active high. The power-up default is 1.
0x11—Bit[6] HSYNC Source Override
0 = auto HSYNC source, 1 = manual HSYNC source. Manual
HSYNC source is defined in Register 0x11, Bit 7. The power-up
default is 0.
0x12—Bit[2] Coast Polarity Override
0x11—Bit[5] VSYNC Source
0x12—Bit[1] Coast Source
0 = VSYNC, 1 = VSYNC from SOG. The power-up default is 0.
These selections are ignored if Register 0x11, Bit 4 = 0.
0 = internal coast, 1 = external coast. The power-up default is 0.
0x11—Bit[4] VSYNC Source Override
0 = use raw VSYNC for coast generation, 1 = use filtered
VSYNC for coast generation The power-up default is 1.
0 = auto VSYNC source, 1 = manual VSYNC source. Manual
VSYNC source is defined in Register 0x11, Bit 5. The power-up
default is 0.
0x11—Bits[3] Channel Select
0 = Channel 0, 1 = Channel 1. The power-up default is 0. These
selections are ignored if Register 0x11, Bit 2 = 0.
0x11—Bit[2] Channel Select Override
0 = auto channel select, 1 = manual channel select. Manual
channel select is defined in Register 0x11, Bit 3. The power-up
default is 0.
0x11—Bits[1] Interface Select
0 = analog interface, 1 = digital interface. The power-up default
is 0. These selections are ignored if Register 0x11, Bit 0 = 0.
0x11—Bit[0] Interface Select Override
0 = auto interface select, 1 = manual interface select. Manual
interface select is defined in Register 0x11, Bit 1. The power-up
default is 0.
0 = auto-coast polarity, 1 = manual coast polarity. The powerup default is 0.
0x12—Bit[0] Filter Coast VSYNC
0x13—Bits[7:0] Precoast
This register allows the internally generated coast signal to be
applied prior to the VSYNC signal. This is necessary in cases
where pre-equalization pulses are present. The step size for this
control is one HSYNC period. For precoast to work correctly, it
is necessary for both the VSYNC filter (0x21, Bit 5) and sync
processing filter (0x21 Bit 7) to be either enabled or disabled.
The power-up default is 0.
0x14—Bits[7:0] Postcoast
This register allows the internally generated coast signal to be
applied following the VSYNC signal. This is necessary in cases
where post-equalization pulses are present. The step size for this
control is one HSYNC period. For postcoast to work correctly,
it is necessary for both the VSYNC filter (0x21, Bit 5) and sync
processing filter (0x21, Bit 7) to be either enabled or disabled.
The power-up default is 0.
STATUS OF DETECTED SIGNALS
0x15—Bit[7] HSYNC 0 Detection Bit
0x12—Bit[7] Input HSYNC Polarity
0 = active low, 1 = active high. The power-up default is 1. These
selections are ignored if Register 10x2, Bit 6 = 0.
This bit is used to indicate when activity is detected on the
HSYNC 0 input pin. If HSYNC is held high or low, activity is
not detected. The sync processing block diagram shows where
this function is implemented. 0 = HSYNC 0 not active.
1 = HSYNC 0 is active.
Rev. 0 | Page 39 of 60
AD9380
0x15—Bit[6] HSYNC 1 Detection Bit
0x16—Bit[3] Coast Polarity
This bit is used to indicate when activity is detected on the
HSYNC 1 input pin. If HSYNC is held high or low, activity is
not detected. The sync processing block diagram shows where
this function is implemented. 0 = HSYNC 1 not active.
1 = HSYNC 1 is active.
Indicates the polarity of the external coast signal. 0 = coast
polarity negative. 1 = coast polarity positive.
0x15—Bit[5] VSYNC 0 Detection Bit
This bit is used to indicate when activity is detected on the
VSYNC0 input pin. If VSYNC is held high or low, activity is not
detected. Figure 8 shows where this function is implemented.
0 = VSYNC 0 not active. 1 = VSYNC 0 is active.
0x16—Bit[2] Pseudo Sync Detected
This bit indicates that a pulse other than an expected HSYNC
has occurred.
0x16—Bits[1] Sync Filter Locked
Indicates whether sync filter is locked to periodic sync signals.
0 = sync filter locked to periodic sync signal. 1 = sync filter not
locked.
0x15—Bit[4] VSYNC 1 Detection Bit
0x16—Bit[0] Bad Sync Detect
This bit is used to indicate when activity is detected on the
VSYNC1 input pin. If VSYNC is held high or low, activity is not
detected. Figure 8 shows where this function is implemented.
0 = VSYNC1 not active. 1 = VSYNC1 is active.
This bit indicates when an HSYNC has occurred outside the
filter window.
0x15—Bit[3] SOG 0 Detection Bit
This bit is used to indicate when activity is detected on the
SOG 0 input pin. If SOG is held high or low, activity is not
detected. Figure 8 shows where this function is implemented.
0 = SOG 0 not active. 1 = SOG0 is active.
0x15—Bit[2] SOG 1 Detection Bit
Indicates if SOG 1 is active. This bit is used to indicate when
activity is detected on the SOG 1 input pin. If SOG is held high
or low, activity is not detected. Figure 8 shows where this
function is implemented. 0 = SOG 1 not active. 1 = SOG 1 is
active.
0x15—Bit[1] Coast Detection Bit
This bit detects activity on the EXTCLK/COAST pin. It
indicates that one of the two signals is active, but it doesn’t
indicate if it is EXTCLK or COAST. A dc signal is not detected.
0 = no activity detected. 1 = activity detected.
POLARITY STATUS
0x16—Bit[7] HSYNC 0 Polarity
Indicates the polarity of the HSYNC0 input. 0 = HSYNC
polarity negative. 1 = HSYNC polarity positive.
0x16—Bit[6] HSYNC 1 Polarity
Indicates the polarity of the HSYNC1 input. 0 = HSYNC
polarity negative. 1 = HSYNC polarity positive.
0x16—Bit[5] VSYNC 0 Polarity
Indicates the polarity of the VSYNC0 input. 0 = VSYNC
polarity negative. 1 = VSYNC polarity positive.
0x16—Bit[4] VSYNC 1 Polarity
Indicates the polarity of the VSYNC1 input. 0 = VSYNC
polarity negative. 1 = VSYNC polarity positive.
0x17—Bits[3:0] HSYNCs per VSYNC MSBs
The 4 MSBs of the 12-bit counter that reports the number of
HSYNCs/VSYNC on the active input. This is useful in determining the mode and an aid in setting the PLL divide ratio.
0x18—Bits[7:0] HSYNCs per VSYNC LSBs
The 8 LSBs of the 12-bit counter that reports the number of
HSYNCs/VSYNC on the active input.
0x19—Bits[7:0] Clamp Placement
Number of pixel clocks after trailing edge of HSYNC to begin
clamp. The power-up default is 8.
0x1A—Bits[7:0] Clamp Duration
Number of pixel clocks to clamp. The power-up default is 0x14.
0x1B—Bit[7] Red Clamp Select
This bit selects whether the red channel is clamped to ground or
midscale. Ground clamping is used for red in RGB applications
and midscale clamping is used in YPrPb (YUV) applications.
0 = channel clamped to ground during clamping period.
1 = channel clamped to midscale during clamping period.
The power-up default is 0.
0x1B—Bit[6] Green Clamp Select
This bit selects whether the green channel is clamped to ground
or midscale. Ground clamping is normally used for green in
RGB applications and YPrPb (YUV) applications. 0 = channel
clamped to ground during clamping period. 1 = channel
clamped to midscale during clamping period. The power-up
default is 0.
0x1B—Bit[5] Blue Clamp Select
This bit selects whether the blue channel is clamped to ground
or midscale. Ground clamping is used for blue in RGB
applications and midscale clamping is used in YPrPb (YUV)
applications. 0 = channel clamped to ground during clamping
period. 1 = channel clamped to midscale during clamping
period. The power-up default is 0.
Rev. 0 | Page 40 of 60
AD9380
0x1B—Bit[4] Clamp During Coast
0x1D—Bits[7:0] Slew Limit
This bit permits clamping to be disabled during coast because
video signals are generally not at a known back porch or
midscale position during coast. 0 = clamping during coast is
disabled. 1 = clamping during coast is enabled.
Limits the amount the offset can change by in a single update.
The power-up default is 0x08.
0x1E—Bits[7:0] Sync Filter Lock Threshold
This 8-bit register is programmed to set the number of valid
HSYNCs needed to lock the sync filter. This ensures that a
consistent, stable HSYNC is present before attempting to filter.
The power-up default setting is 32d.
The power-up default is 0.
0x1B—Bit[3] Clamp Disable
0 = internal clamp enabled. 1 = internal clamp disabled. The
power-up default is 0.
0x1F—Bits[7:0] Sync Filter Unlock Threshold
x0 = low bandwidth. x1 = high bandwidth. The power-up
default is 1.
This 8-bit register is programmed to set the number of missing
or invalid HSYNCs needed to unlock the sync filter. This
disables the filter operation when there is no longer a stable
HSYNC signal. The power-up default setting is 50d.
0x1B—Bit[0] Hold Auto-Offset
0x20—Bits[7:0] Sync Filter Window Width
0 = normal auto-offset operation. 1 = hold current offset value.
The power-up default is 0.
This 8-bit register sets the distance in 40 MHz clock periods
(25 ns), which is the allowed distance for HSYNC pulses before
and after the expected HSYNC edge. This is the heart of the
filter in that it only looks for HSYNC pulses at a given time
(plus or minus this window) and then ignores extraneous
equalization pulses that disrupt accurate PLL operation. The
power-up default setting is 10d, or 200 ns on either side of the
expected HSYNC.
0x1B—Bit[2:1] Programmable Bandwidth
0x1C—Bit[7] Auto-Offset Enable
0 = manual offset. 1 = auto-offset using offset as target code.
The power-up default is 0.
0x1C—Bits[6:5] Auto-Offset Update Mode
00 = every clamp.
01 = every 16 clamps.
10 = every 64 clamps.
11 = every VSYNC.
The power-up default setting is 10.
0x21—Bit[7] Sync Processing Filter Enable
This bit selects which HSYNC is used for the sync processing
functions of internal coast, H/V count, field detection, and
VSYNC duration counts. A clean HSYNC is fundamental to
accurate processing of the sync. 0 = sync processing uses raw
HSYNC or SOG. 1 = sync processing uses regenerated HSYNC
from sync filter. The power-up default setting is 1.
0x1C—Bits[4:3] Difference Shift Amount
00 = 100% of difference used to calculate new offset.
01 = 50%.
10 = 25%.
11 = 12.5%.
The power-up default is 01.
0x21—Bit[6] PLL Sync Filter Enable
0 = normal operation. 1 = if the code >15 codes off, the offset is
jumped to the predicted offset necessary to fix the >15 code
mismatch. The power-up default is 1.
This bit selects which signal the PLL uses. It can select between
raw HSYNC or SOG, or filtered versions. The filtering of the
HSYNC and SOG can eliminate nearly all extraneous transitions which have traditionally caused PLL disruption. 0 = PLL
uses raw HSYNC or SOG inputs. 1 = PLL uses filtered HSYNC
or SOG inputs. The power-up default setting is 0.
0x1C—Bits[1] Post Filter Enable
0x21—Bit[5] VSYNC Filter Enable
The post filter reduces the update rate by 1/6 and requires that
all six updates recommend a change before changing the offset.
This prevents unwanted offset changes. 0 = disable post filter.
1 = enable post filter. The power-up default is 1.
The purpose of the VSYNC filter is to guarantee the position of
the VSYNC edge with respect to the HSYNC edge and to
generate a field signal. The filter works by examining the
placement of VSYNC and regenerating a correctly placed
VSYNC one line later. The VSYNC is first checked to see
whether it occurs in the Field 0 position or the Field 1 position.
This is done by checking the leading edge position against the
sync separator threshold and the HSYNC position. The HSYNC
width is divided into four quadrants with Quadrant 1 starting at
the HSYNC leading edge plus a sync separator threshold. If the
VSYNC leading edge occurs in Quadrant 1 or Quadrant 4, the
field is set to 0 and the output VSYNC is placed coincident with
0x1C—Bit[2] Auto-Jump Enable
0x1C—Bit[0] Toggle Filter Enable
The toggle filter looks for the offset to toggle back and forth and
holds it if triggered. This is to prevent toggling in case of
missing codes in the PGA. 1 = toggle filter on, and 0 = toggle
filter off. The power-up default is 0.
Rev. 0 | Page 41 of 60
AD9380
the HSYNC leading edge. If the VSYNC leading edge occurs in
Quadrant 2 or Quadrant 3, the field is set to 1 and the output
VSYNC leading edge is placed in the center of the line. In this
way, the VSYNC filter creates a predictable relative position
between HSYNC and VSYNC edges at the output.
0x24—Bit[6] VSYNC Output Polarity
If the VSYNC occurs near the HSYNC edge, this guarantees
that the VSYNC edge follows the HSYNC edge. This performs
filtering also in that it requires a minimum of 64 lines between
VSYNCs. The VSYNC filter cleans up extraneous pulses that
might occur on the VSYNC. This should be enabled whenever
the HSYNC/VSYNC count is used. Setting this bit to 0 disables
the VSYNC filter. Setting this bit to 1 enables the VSYNC filter.
Power-up default is 0.
0x24—Bit[5] Display Enable Output Polarity
0x21—Bit[4] VSYNC Duration Enable
This enables the VSYNC duration block which is designed to
be used with the VSYNC filter. 0 = leave the VSYNC output
duration unchanged. 1 = set the VSYNC output duration based
on Register 0x22. The power-up default is 0.
This bit sets the polarity of the VSYNC output (both DVI and
analog). Setting this bit to 0 sets the VSYNC output to active
low. Setting this bit to 1 sets the VSYNC output to active high.
Power-up default is 1.
This bit sets the polarity of the display enable (DE) for both
DVI and analog. 0 = DE output polarity is negative. 1 = DE
output polarity is positive. The power-up default is 1.
0x24—Bit[4] Field Output Polarity (DVI and Analog)
This bit sets the polarity of the field output signal on Pin 21.
0 = active low = even field; active high = odd field. 1 = active
low = odd field; active high = even field. The power-up default
setting is 1.
0x24—Bit[3] SOG Output Polarity
This bit sets the polarity of the SOGOUT signal (analog only).
0 = active low. 1 = active high. The power-up default setting is 1.
0x21—Bit[3] Auto-Offset Clamp Mode
0x24—Bits[2:1] SOG Output Select
This bit specifies if the auto-offset measurement takes place
during clamp or either 10 or 16 clocks afterward. The measurement takes 6 clock cycles. 0 = auto offset measurement takes
place during clamp period. 1 = auto offset measurement is set
by 0x21, Bit 2. Default = 1.
These register bits control the output on the SOGOUT pin.
Options are the raw SOG from the slicer (this is the unprocessed SOG signal produced from the sync slicer), the raw
HSYNC, the regenerated sync from the sync filter, which can
generate missing syncs because of coasting or dropout, or the
filtered sync that excludes extraneous syncs not occurring within the sync filter window. The power-up default setting is 11.
0x21—Bit[2] Auto-Offset Clamp Length
This bit sets the delay following the end of the clamp period
for AO measurement. This bit is valid only if Register 0x21,
Bit 3 = 1. 0 = delay is 10 clock cycles. 1 = delay is 16 clock
cycles. Default = 1.
Table 16. SOGOUT Polarity Settings
0x22—Bits[7:0] VSYNC Duration
This is used to set the output duration of the VSYNC, and is
designed to be used with the VSYNC filter. This is valid only if
Register 0x21, Bit 4 is set to 1. Power-up default is 4.
0x23—Bits[7:0] HSYNC Duration
An 8-bit register that sets the duration of the HSYNC output
pulse. The leading edge of the HSYNC output is triggered by
the internally generated, phase-adjusted PLL feedback clock.
The AD9380 then counts a number of pixel clocks equal to the
value in this register. This triggers the trailing edge of the
HSYNC output, which is also phase-adjusted. The power-up
default is 32.
0x24—Bit[7] HSYNC Output Polarity
This bit sets the polarity of the HSYNC output. Setting this bit
to 0 sets the HSYNC output to active low. Setting this bit to 1
sets the HSYNC output to active high. Power-up default
setting is 1.
SOGOUT Select
00
01
10
11
Function
Raw SOG from sync slicer (SOG0 or SOG1)
Raw HSYNC (HSYNC0 or HSYNC1)
Regenerated sync from sync filter
HSYNC to PLL
0x24—Bit[0] Output Clock Invert
This bit allows inversion of the output clock as specified by
Register 0x25, Bit 7 to Bit 6. 0 = noninverted clock. 1 = inverted
clock. The power-up default setting is 0.
0x25—Bits[7:6] Output Clock Select
These bits select the clock output on the DATACK pin. They
include a 1/2× clock, a 2× clock, a 90° phase shifted clock, or
the normal pixel clock. The power-up default setting is 01.
Table 17. Output Clock Select
Select
00
01
10
11
Rev. 0 | Page 42 of 60
Result
½× pixel clock
1× pixel clock
2× pixel clock
90° phase 1× pixel clock
AD9380
0x25—Bits[5:4] Output Drive Strength
0x26—Bit[7] Output Three-State
These two bits select the drive strength for all the high speed
digital outputs (except VSOUT, A0, and O/E field). Higher
drive strength results in faster rise/fall times and in general
makes it easier to capture data. Lower drive strength results in
slower rise times/fall times and helps to reduce EMI and
digitally generated power supply noise. The power-up default
setting is 11.
When enabled, this bit puts all outputs (except SOGOUT) in a
high impedance state. 0 = normal outputs. 1 = all outputs
(except SOGOUT) in high impedance mode. The power-up
default setting is 0.
Table 18. Output Drive Strength
Output Drive
00
01
10
11
Result
Low output drive strength
Medium low output drive strength
Medium high output drive strength
High output drive strength
When enabled, this bit places the S/PDIF audio output
pins in a high impedance state. 0 = normal S/PDIF output.
1 = S/PDIF pins in high impedance mode. The power-up
default setting is 0.
These bits choose between four options for the output mode,
one of which is exclusive to an HDMI input. 4:4:4 mode is
standard RGB; 4:2:2 mode is YCrCb, which reduces the number
of active output pins from 24 to 16; 4:4:4 is double data rate
(DDR) output mode; and the data is RGB mode, but changes on
every clock edge. The power-up default setting is 00.
Table 19. Output Mode
10
11
When enabled, this bit allows the SOGOUT pin to be placed in
a high impedance state. 0 = normal SOG output. 1 = SOGOUT
pin is in high impedance mode. The power-up default setting
is 0.
0x26—Bits[5] S/PDIF Three-State
0x25—Bits[3:2] Output Mode
Output Mode
00
01
0x26—Bits[6] SOG Three-State
0x26—Bits[4] I2S Three-State
When enabled, this bit places the I2S output pins in a high
impedance state. 0 = normal I2S output. 1 = I2S pins in high
impedance mode. The power-up default setting is 0.
0x26—Bits[3] Power-Down Polarity
This bit defines the polarity of the input power-down pin.
0 = power-down pin is active low. 1 = power-down pin is active
high. The power-up default setting is 1.
Result
4:4:4 RGB mode
4:2:2 YCrCb mode + DDR 4:2:2 on blue
(secondary)
DDR 4:4:4: DDR mode + DDR 4:2:2 on blue
(secondary)
12-bit 4:2:2 (HDMI option only)
0x26—Bits[2:1] Power-Down Pin Function
0x25—Bit[1] Primary Output Enable
This bit places the primary output in active or high impedance
mode.
The primary output is designated when using either 4:2:2 or
DDR 4:4:4. In these modes, the data on the red and green
output channels is the primary output, while the output data
on the blue channel (DDR YCrCb) is the secondary output.
0 = primary output is in high impedance mode. 1 = primary
output is enabled. The power-up default setting is 1.
These bits define the different operational modes of the powerdown pin. These bits are functional only when the power-down
pin is active; when it is not active, the part is powered up and
functioning. The power-up default setting is 00.
Table 20. Power-Down Pin Function
Function
00
01
10
11
Result
The chip is powered down and all outputs except
SOGOUT are in high impedance mode.
The chip is powered down and all outputs are in
high impedance mode.
The chip remains powered up, but all outputs
except SOGOUT are in high impedance mode.
The chip remains powered up, but all outputs are
in high impedance mode.
0x25—Bit[0] Secondary Output Enable
0x26—Bit[0] Power-Down
This bit places the secondary output in active or high
impedance mode.
This bit is used to put the chip in power-down mode. In this
mode, the chip’s power dissipation is reduced to a fraction of
the typical power (see Table 1 for exact power dissipation).
When in power-down, the HSOUT, VSOUT, DATACK, and
all 30 of the data outputs are put into a high impedance state.
Note that the SOGOUT output is not put into high impedance.
Circuit blocks that continue to be active during power-down
include the voltage references, sync processing, sync detection,
and the serial register. These blocks facilitate a fast start-up
from power-down. 0 = normal operation. 1 = power-down
mode. The power-up default setting is 0.
The secondary output is designated when using either 4:2:2 or
DDR 4:4:4. In these modes, the data on the blue output channel
is the secondary output, while the output data on the red and
green channels is the primary output. Secondary output is
always a DDR YCrCb data mode. 0 = secondary output is in
high impedance mode. 1 = secondary output is enabled. The
power-up default setting is 0.
Rev. 0 | Page 43 of 60
AD9380
0x27—Bit[7] Auto Power-Down Enable
0x2B—Bits[7:0] Line Width LSBs
This bit enables the chip to go into low power mode, or seek
mode if no sync inputs are detected. 0 = auto power-down
disabled. 1 = chip powers down if no sync inputs present. The
power-up default setting is 1.
See the line width MSBs section.
0x27—Bit[6] HDCP A0 Address
This bit sets the LSB of the address of the HDCP I2C. This
should be set to 1 only for a second receiver in a dual-link
configuration. The power-up default is 0.
0x2C—Bits[3:0] Screen Height MSBs
Along with the 8 bits following these 12 bits, set the height of
the active screen (in lines). The power-up default setting is
0x2D0.
0x2D—Bits[7:0] Screen Height LSBs
See the Screen Height MSBs section.
0x27—Bits[5] MCLK External Enable
0x2E—Bit[7] Ctrl Enable
This bit enables the MCLK to be supplied externally. If an
external MCLK is used, then it must be locked to the video
clock according to the CTS and N available in the I2C. Any
mismatch between the internal MCLK and the input MCLK
results in dropped or repeated audio samples. 0 = use internally
generated MCLK. 1 = use external MCLK input. The power-up
default setting is 0.
When set, this bit allows Ctrl [3:0] signals decoded from the
DVI to be output on the I2S data pins. 0 = I2S signals on I2S
lines. 1 = Ctrl [3:0] output on I2S lines. The power-up default
setting is 0.
0x2E—Bits[6:5] I2S Output Mode
BT656 GENERATION
These bits select between four options for the I2S output: I2S,
right-justified, left-justified, or raw IEC60958 mode. The
power-up default setting is 00.
0x27—Bit[4] BT656 Enable
Table 21. I2S Output Select
This bit enables the output to be BT656 compatible with the
defined start of active video (SAV) and the end of active video
(EAV) controls to be inserted. These require specification of the
number of active lines, active pixels per line, and delays to place
these markers. 0 = disable BT656 video mode. 1 = enable BT656
video mode. The power-up default setting is 0.
I2S Output Mode
00
01
10
11
0x27—Bit[3] Force DE Generation
These bits set the I2S bit width for right-justified mode. The
power-up default setting is 24 bits.
This bit allows the use of the internal DE generator in DVI
mode. 0 = internal DE generation disabled. 1 = force DE
generation via programmed registers. The power-up default
setting is 0.
Result
I2S mode
Right-justified
Left-justified
Raw IEC60958 mode
0x2E—Bits[4:0] I2S Bit Width
0x2F—Bit[6] TMDS Sync Detect
This read-only bit indicates the presence of a TMDS DE. 0 = no
TMDS DE present. 1 = TMDS DE detected.
0x27—Bits[2:0] Interlace Offset
These bits define the offset in HSYNCs from Field 0 to Field 1.
The power-up default setting is 000.
0x28—Bits[7:2] VSYNC Delay
0x2F—Bit[5] TMDS Active
This read-only bit indicates the presence of a TMDS clock. 0 =
no TMDS clock present. 1 = TMDS clock detected.
0x2F—Bit[4] AV Mute
These bits set the delay (in lines) from the leading edge of
VSYNC to active video. The power-up default setting is 24.
This read-only bit indicates the presence of AV mute based on
general control packets. 0 = AV not muted. 1 = AV muted.
0x28—Bits[1:0] HSYNC Delay MSBs
These 8 bits and the following 10 bits set the delay (in pixels)
from the HSYNC leading edge to the start of active video. The
power-up default setting is 0x104.
0x29—Bits[7:0] HSYNC Delay LSBs
0x2F—Bit[3] HDCP Keys Read
This read-only bit reports if the HDCP keys were read
successfully. 0 = failure to read HDCP keys. 1 = HDCP keys
read.
0x2F—Bit[2:0] HDMI Quality
See the HSYNC Delay MSBs section.
0x2A—Bits[3:0] Line Width MSBs
These 8 bits and the following 12 bits set the width of the active
video line (in pixels). The power-up default setting is 0x500.
These read-only bits indicate a level of HDMI quality based on
the display enable (DE) edges. The 3 bits correspond to the R,
G, and B channels of the TMDS signals. If an extraneous signal
is present on any channel, that bit is set. A value of 000
represents the highest quality.
Rev. 0 | Page 44 of 60
AD9380
0x30—Bits[6] HDMI Content Encrypted
0x32—Bits[6] Macrovision PAL Enable
This read-only bit is high when HDCP decryption is in use
(content is protected). The signal goes low when HDCP is not
being used. Customers can use this bit to determine whether to
allow copying of the content. The bit should be sampled at
regular intervals because it can change on a frame by frame
basis. 0 = HDCP not in use. 1 = HDCP decryption in use.
Tells the Macrovision detection engine to enter PAL mode when
set to 1. Default is 0 for NTSC mode.
0x30—Bit[5] DVI HSYNC Polarity
0x32—Bits[5:0] Macrovision Line Count Start
Set the start line for Macrovision detection. Along with
Register 0x33, Bits [5:0] they define the region where MV
pulses are expected to occur. The power-up default is Line 13.
0x33—Bit[7] Macrovision Detect Mode
This read-only bit indicates the polarity of the DVI HSYNC.
0 = DVI HSYNC polarity is low active. 1 = DVI HSYNC
polarity is high active.
0 = standard definition.
1 = progressive scan mode.
0x30—Bit[4] DVI VSYNC Polarity
0x33—Bit[6] Macrovision Settings Override
This read-only bit indicates the polarity of the DVI VSYNC.
0 = DVI VSYNC polarity is low active. 1 = DVI VSYNC polarity
is high active.
This defines whether preset values are used for the MV line
counts and pulse widths or the values stored in I2C registers are
used. 0 = use hard coded settings for line counts and pulse
widths. 1 = use I2C values for these settings. Default = 0.
0x30—Bits[3:0] HDMI Pixel Repetition
These read-only bits indicate the pixel repetition on DVI. 0 =
1×, 1 = 2×, 2 = 3×, up to a maximum repetition of 10× (0x9).
Table 22.
Select
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
Repetition Multiplier
1×
2×
3×
4×
5×
6×
7×
8×
9×
10×
0x33—Bits[5:0] Macrovision Line Count End
Set the end line for Macrovision detection. Along with
Register 0x32, Bits [5:0] they define the region where MV
pulses are expected to occur. The power-up default is Line 21.
0x34—Bits[7:6] Macrovision Pulse Limit Select
Set the number of pulses required in the last three lines
(SD mode only). If there is not at least this number of MV
pulses, the engine stops. These two bits define the following
pulse counts:
00 = 6
01 = 4
10 = 5 (default)
11 = 7
0x34—Bit[5] Low Frequency Mode
MACROVISION
Sets whether the audio PLL is in low frequency mode. Low
frequency mode should only be set for pixel clocks < 80 MHz.
0x31—Bits[7:4] Macrovision Pulse Max
These bits set the pseudo sync pulse width maximum for
Macrovision detection in pixel clocks. This is functional for
13.5 MHz SDTV or 27 MHz progressive scan. Power-up
default is 9.
0x34—Bit[4] Low Frequency Override
Allows the previous bit to be used to set low frequency mode
rather than the internal autodetect.
0x34—Bit[3] Up Conversion Mode
0x31—Bits[3:0] Macrovision Pulse Min
0 = repeat Cb/Cr values.
1 = interpolate Cb/Cr values.
These bits set the pseudo sync pulse width maximum for
Macrovision detection in pixel clocks. This is functional for
13.5 MHz SDTV or 27 MHz progressive scan. Power-up
default is 6.
0x34—Bit[2] CbCr Filter Enable
Enables the FIR filter for 4:2:2 CbCr output.
0x32—Bit[7] Macrovision Oversample Enable
Tells the Macrovision detection engine whether oversampling is
being used. This accommodates 27 MHz sampling for SDTV
and 54 MHz sampling for progressive scan and is used as a
correction factor for clock counts. Power-up default is 0.
Rev. 0 | Page 45 of 60
AD9380
COLOR SPACE CONVERSION
0x39—Bits[4:0] CSC A3 MSBs
The default power up values for the color space converter
coefficients (R0x35 through R0x4C) are set for ATSC RGB to
YCbCr conversion. They are completely programmable for
other conversions.
The default value for the 13-bit A3 is 0x0000.
0x3A—Bits[7:0] CSC A3 LSBs
0x3B—Bits[4:0] CSC A4 MSBs
The default value for the 13-bit A4 is 0x19D7.
0x34—Bit[1] Color Space Converter Enable
This bit enables the color space converter. 0 = disable color
space converter. 1 = enable color space converter. The power-up
default setting is 0.
0x3C—Bits[7:0] CSC A4 LSBs
0x3D—Bits[4:0] CSC B1 MSBs
0x35—Bits[6:5] Color Space Converter Mode
0x3E—Bits[7:0] CSC B1 LSBs
0x3F—Bits[4:0] CSC B2 MSB
These two bits set the fixed-point position of the CSC
coefficients, including the A4, B4, and C4 offsets.
The default value for the 13-bit B2 is 0x0800.
Table 23. CSC Fixed Point Converter Mode
Select
00
01
1×
0x40—Bits[7:0] CSC B2 LSBs
0x41—Bits[4:0] CSC B3 MSBs
Result
±1.0, −4096 to +4095
±2.0, −8192 to +8190
±4.0, −16384 to +16380
The default value for the 13-bit B3 is 0x1E89.
0x35—Bits[4:0] Color Space Conversion Coefficient A1
MSBs
These 5 bits form the 5 MSBs of the Color Space Conversion
Coefficient A1. This combined with the 8 LSBs of the following
register form a 13-bit, twos complement coefficient which is
user programmable. The equation takes the form of:
The default value for the 13-bit B4 is 0x0291.
0x44—Bits[7:0] CSC B4 LSBs
0x45—Bits[4:0] CSC C1 MSBs
The default value for the 13-bit C1 is 0x0000.
The default value for the 13 bit C2 is 0x0800.
The default value for the 13-bit A1 coefficient is 0x0C52.
0x36—Bits[7:0] Color Space Conversion Coefficient A1
LSBs
See the Register 0x35 section.
0x48—Bits[7:0] CSC C2 LSBs
0x49—Bits[4:0] CSC C3 MSBs
The default value for the 13-bit C3 is 0x0E87.
0x4A—Bits[7:0] CSC C3 LSBs
0x4B—Bits[4-0] CSC C4 MSBs
0x37—Bits[4:0] CSC A2 MSBs
These five bits form the 5 MSBs of the Color Space Conversion
Coefficient A2. Combined with the 8 LSBs of the following
register, they form a 13-bit, twos complement coefficient that is
user programmable. The equation takes the form of:
The default value for the 13-bit A2 coefficient is 0x0800.
0x42—Bits[7:0] CSC B3 LSBs
0x43—Bits[4:0] CSC B4 MSBs
0x46—Bits[7:0] CSC C1 LSBs
0x47—Bits[4:0] CSC C2 MSBs
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
ROUT = (A1 × RIN) + (A2 × GIN) + (A3 × BIN) + A4
GOUT = (B1 × RIN) + (B2 × GIN) + (B3 × BIN) + B4
BOUT = (C1 × RIN) + (C2 × GIN) + (C3 × BIN) + C4
The default value for the 13-bit B1 is 0x1C54.
The default value for the 13-bit C4 is 0x18BD.
0x4C—Bits[7:0] CSC C4 LSBs
0x57—Bit[7] A/V Mute Override
0x57—Bit[6] A/V Mute Value
0x57—Bit[3] Disable AV Mute
0x57—Bit[2] Disable Audio Mute
0x58—Bit[7] MCLK PLL Enable
This bit enables the use of the analog PLL.
0x38—Bits[7:0] CSC A2 LSBs
See the Register 0x37 section.
Rev. 0 | Page 46 of 60
AD9380
0x58—Bits[6:4] MCLK PLL_N
0x5A—Bit[6:0] Packet Detect
These bits control the division of the MCLK out of the PLL.
This register indicates if a data packet in specific sections has
been detected. These seven bits are updated if any specific
packet has been received since last reset or loss of clock detect.
Normal is 0x00.
Table 24.
PLL_N [2:0]
0
1
2
3
4
5
6
7
MCLK Divide Value
/1
/2
/3
/4
/5
/6
/7
/8
Table 26.
0x58—Bit[3] N_CTS_Disable
This bit makes it possible to prevent the N/CTS packet on the
link from writing to the N and CTS registers.
Packet Detected
AVI infoframe
Audio infoframe
SPD infoframe
MPEG source infoframe
ACP packets
ISRC1 packets
ISRC2 packets
0x5B—Bit[3] HDMI Mode
0 = DVI, 1 = HDMI.
0x58—Bit[2:0] MCLK fs_N
These bits control the multiple of 128 fS used for MCLK out.
Table 25.
MCLK fs_N [2:0]
0
1
2
3
4
5
6
7
Packet Detect Bit
0
1
2
3
4
5
6
fS Multiple
128
256
384
512
640
768
896
1024
0x59—Bit[6] MDA/MCL PU Disable
This bit disables the inter MDA/MCL pull-ups.
0x59—Bit[5] CLK Term O/R
This bit allows for overriding during power down. 0 = auto,
1 = manual.
0x59—Bit[4] Manual CLK Term
This bit allows normal clock termination or disconnects it.
0 = normal, 1 = disconnected.
0x59—Bit[2] FIFO Reset UF
This bit resets the audio FIFO if underflow is detected.
0x59—Bit[1] FIFO Reset OF
This bit resets the audio FIFO if overflow is detected.
0x59—Bit[0] MDA/MCL Three-State
This bit three-states the MDA/MCL lines to allow in-circuit
programming of the EEPROM.
0x5E—Bits[7:6] Channel Status Mode
0x5E—Bits[5:3] PCM Audio Data
0x5E—Bit[2] Copyright Information
0x5E—Bit[1] Linear PCM Identification
0x5E—Bit[0] Use of Channel Status Block
0x5F—Bits[7:0] Channel Status Category Code
0x60—Bits[7:4] Channel Number
0x60—Bits[3:0] Source Number
0x61—Bits[5:4] Clock Accuracy
0x61—Bits[3:0] Sampling Frequency
Table 27.
Code
0x0
0x2
0x3
0x8
0xA
0xC
0xE
Frequency (kHz)
44.1
48
32
88.2
96
176.4
192
0x62—Bits[3:0] Word Length
0x7B—Bits[7:0] CTS (Cycle Time Stamp) (19:12)
These are the most significant 8 bits of a 20-bit word used in the
20-bit N term in the regeneration of the audio clock.
0x7C—Bits[7:0] CTS (11:4)
0x7D—Bits[7:4] CTS (3:0)
0x7D—Bits[3:0] N (19:16)
These are the most significant 4 bits of a 20-bit word used along
with the 20-bit CTS term to regenerate the audio clock.
0x80—Bits[AVI] Infoframe Version
Rev. 0 | Page 47 of 60
AD9380
0x81—Bits[6:5] Y [1:0]
0x85—Bits[3:0] Pixel Repeat
This register indicates whether data is RGB, 4:4:4, or 4:2:2.
This value indicates how many times the pixel was repeated.
0x0 = no repeats, sent once, 0x8 = 8 repeats, sent 9 times, and
so on.
Table 28.
Y
00
01
10
Video Data
RGB
YCbCr 4:2:2
YCbCr 4:4:4
0x81—Bits[4] Active Format Information Present
0 = no data. 1 = active format information valid.
0x81—Bits[3:2] Bar Information
Table 29.
B
00
01
10
11
Bar Type
No bar information
Horizontal bar information valid
Vertical bar information valid
Horizontal and vertical bar information valid
0x81—Bits[1:0] Scan Information
Table 30.
S [1:0]
00
01
10
Scan Type
No information
Overscanned (television)
Underscanned (computer)
0x82—Bits[7:6] Colorimetry
Table 31.
C [1:0]
00
01
10
Colorimetry
No data
SMPTE 170M, ITU601
ITU 709
0x82—Bits[5:4] Picture Aspect Ratio
Table 32.
M[1:0]
00
01
10
Aspect Ratio
No data
4:3
16:9
0x82—Bits[3:0] Active Format Aspect Ratio
Table 33.
R [3:0]
0x8
0x9
0xA
0xB
Active Format A/R
Same as picture aspect ratio (M [1:0])
4:3 (center)
16:9 (center)
14:9 (center)
0x83—Bits[1:0] Nonuniform Picture Scaling
Table 34.
SC [1:0]
00
01
10
11
Picture Scaling
No known nonuniform scaling
Has been scaled horizontally
Has been scaled vertically
Has been scaled both horizontally and vertically
0x84—Bits[6:0] Video ID Code
0x86—Bits[7:0] Active Line Start LSB
Combined with the MSB in Register 0x88, these bits indicate
the beginning line of active video. All lines before this comprise
a top horizontal bar. This is used in letter box modes. If the 2byte value is 0x00, there is no horizontal bar.
0x87—Bits[6:0] New Data Flags (NDF)
This register indicates whether data in specific sections has
changed. In the address space from 0x80 to 0xFF, each register
address ending in 0b111 (for example, 0x87, 0x8F, 0x97, 0xAF)
is an NDF register. They all have the same data and all are reset
upon reading any one of them.
Table 35.
NDF Bit Number
0
1
2
3
4
5
6
Changes Occurred
AVI infoframe
Audio infoframe
SPD infoframe
MPEG source infoframe
ACP packets
ISRC1 packets
ISRC2 packets
0x88—Bits[7:0] Active Line Start MSB
See Register 0x86.
0x89—Bits[7:0] Active Line End LSB
Combined with the MSB in Register 0x8A, these bits indicate
the last line of active video. All lines past this comprise a lower
horizontal bar. This is used in letter-box modes. If the 2-byte
value is greater than the number of lines in the display, there is
no lower horizontal bar.
0x8A—Bits[7:0] Active Line End MSB
See Register 0x89.
0x8B—Bits[7:0] Active Pixel Start LSB
Combined with the MSB in Register 0x8C, these bits indicate
the first pixel in the display which is active video. All pixels
before this comprise a left vertical bar. If the 2-byte value is
0x00, there is no left bar.
0x8C—Bits[7:0] Active Pixel Start MSB
See Register 0x8B.
0x8D—Bits[7:0] Active Pixel End LSB
Combined with the MSB in Register 0x8E, these bits indicate
the last active video pixel in the display. All pixels past this
comprise a right vertical bar. If the 2-byte value is greater than
the number of pixels in the display, there is no vertical bar.
See CEA EDID short video descriptors.
Rev. 0 | Page 48 of 60
AD9380
0x8E—Bits[7:0] Active Pixel End MSB
See Register 0x8D.
0x8F—Bits[6:0] NDF
See Register 0x87.
0x90—Bits[7:0] Audio Infoframe Version
0x91—Bits[7:4] Audio Coding Type
These bits identify the audio coding so that the receiver may
process audio properly.
Table 36.
CT [3:0]
0x0
0x1
0x2
0x3
0x4
0x5
0x6
0x7
0x8
Audio Coding
Refer to stream header
IEC60958 PCM
AC-3
MPEG1 (Layer 1 and Layer 2)
MP3 (MPEG1 Layer 3)
MPEG2 (multichannel)
AAC
DTS
ATRAC
0x91—Bits[2:0] Audio Channel Count
0x92—Bits[4:2] Sampling Frequency
0x92—Bits[1:0] Ample Size
0x93—Bits[7:0] Max Bit Rate
For compressed audio only, when this value is multiplied by
8 kHz represents the maximum bit rate. A value of 0x08 in this
field yields a maximum bit rate of (8 kHz × 8 kHz = 64 kHz).
0x94—Bits[7:0] Speaker Mapping
These bits define the mapping (suggested placement) of
speakers.
Table 38.
Abbreviation
FL
FC
FR
FCL
FCR
RL
RC
RR
RCL
RCR
LFE
These bits specify how many audio channels are being sent:
2 channels to 8 channels.
Table 37.
CC [2:0]
000
001
010
011
100
101
110
111
Channel Count
Refer to stream header
2
3
4
5
6
7
8
Rev. 0 | Page 49 of 60
Speaker Placement
Front left
Front center
Front right
Front center left
Front center right
Rear left
Rear center
Rear right
Rear center left
Rear center right
Low frequency effect
AD9380
Table 39.
CA
Bit 4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Bit 3
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Bit 2
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Bit 1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Bit 0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Channel Number
Bit 8
Bit 7
–
–
–
–
–
RRC
RRC
RRC
RRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
FRC
–
RC
RC
RC
RC
RLC
RLC
RLC
RLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
FLC
0x95—Bit[7] Down-Mix Inhibit
0x95—Bits[6:3] Level Shift Values
These bits define the amount of attenuation. The value directly
corresponds to the amount of attenuation: for example, 0000 =
0 dB, 0001 = 1 dB to 1111 = 15 dB attenuation.
0x96—Bits[7:0] Reserved
0x97—Bits[6:0] New Data Flags
Bit 6
Bit 5
RR
RR
RR
RR
RR
RR
RR
RR
RR
RR
RR
RR
–
–
–
–
–
–
–
–
RR
RR
RR
RR
RC
RC
RC
RC
RL
RL
RL
RL
RL
RL
RL
RL
RL
RL
RL
RL
–
–
–
–
RC
RC
RC
RC
RL
RL
RL
RL
Bit 4
–
–
FC
FC
–
–
FC
FC
–
–
FC
FC
–
–
FC
FC
–
–
FC
FC
–
v
FC
FC
–
–
FC
FC
–
–
FC
FC
Bit 3
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
–
LFE
v
LFE
–
LFE
–
LFE
–
LFE
v
LFE
–
LFE
Bit 2
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
FR
Bit 1
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
FL
0x9A—Bits[7:0] VN2
0x9B—Bits[7:0] VN3
0x9C—Bits[7:0] VN4
0x9D—Bits[7:0] VN5
0x9E—Bits[7:0] VN6
0x9F—Bits[6:0] New Data Flags
See Register 0x87 for a description.
See Register 0x87 for a description.
0xA0—Bits[7:0] VN7
0xA1—Bits[7:0 VN8
0xA2—Bits[7:0] Product Description Character 1 (PD1)
0x98—Bits[7:0] Source Product Description (SPD)
Infoframe Version
0x99—Bits[7:0] Vender Name Character 1 (VN1)
This is the first character in eight character name of the
company that appears on the product. The data characters are
7-bit ASCII code.
This is the first character of 16 that contains the model number
and a short description of the product. The data characters are
7-bit ASCII code.
Rev. 0 | Page 50 of 60
AD9380
0xA3—Bits[7:0] PD2
0xA4—Bits[7:0] PD3
0xA5—Bits[7:0] PD4
0xA6—Bits[7:0] PD5
0xA7—Bits[6:0] New Data Flags
0xBD—Bit[4] Field Repeat
This bit defines whether the field is new or repeated. 0 = new
field or picture. 1 = repeated field.
0xBD—Bits[1:0] MPEG Frame
These bits identify the frame as I, B, or P.
See Register 0x87 for a description.
Table 41.
0xA8—Bits[7:0] PD6
0xA9—Bits[7:0] PD7
0xAA—Bits[7:0] PD8
0xAB—Bits[7:0] PD9
0xAC—Bits[7:0] PD10
0xAD—Bits[7:0] PD11
0xAE—Bits[7:0] PD12
0xAF—Bits[6:0] New Data Flags
MF [1:0]
00
01
10
11
0xBE—Bits[7:0] Reserved
0xBF—Bits[6:0] New Data Flags
See Register 0x87 for a description.
See Register 0x87 for a description.
0xC0—Bits[7:0] Audio Content Protection Packet
(ACP Type)
0xB0—Bits[7:0] PD13
0xB1—Bits[7:0] PD14
0xB2—Bits[7:0 PD15
0xB3—Bits[7:0] PD16
0xB4—Bits[7:0] Source Device Information Code
These bits define which audio content protection is used.
Table 42.
Code
0x00
0x01
0x02
0x03
0x04—0xFF
These bytes classify the source device.
Table 40.
SDI Code
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
Source
Unknown
Digital STB
DVD
D-VHS
HDD video
DVC
DSC
Video CD
Game
PC general
ACP Type
Generic audio
IEC 60958-identified audio
DVD-audio
Reserved for super audio CD (SACD)
Reserved
0xC1—ACP Packet Byte 0 (ACP_PB0)
0xC2—Bits[7:0] ACP_PB1
0xC3—Bits[7:0] ACP_PB2
0xC4—Bits[7:0] ACP_PB3
0xC5—Bits[7:0] ACP_PB4
0xC7—Bits[6:0] New Data Flags
See Register 0x87 for a description.
0xC8—Bit[7] International Standard Recording Code
(ISRC1) Continued
0xB7—Bits[6:0] New Data Flags
See Register 0x87 for a description.
This bit indicates that a continuation of the 16 ISRC1 packet
bytes (an ISRC2 packet) is being transmitted.
0xB8—Bits[7:0] MPEG Source Infoframe Version
0xB9—Bits[7:0] MPEG Bit Rate Byte 0 (MB0)
0xC8—Bit[6] ISRC1 Valid
This is the lower 8 bits of 32 bits that specify the MPEG bit rate
in Hz.
0xBA—Bits[7:0] MB1
0xBB—Bits[7:0] MB2
0xBC—Bits[7:0] MB3—Upper Byte
Frame Type
Unknown
I—picture
B—picture
P—picture
This bit indicates whether ISRC1 packet bytes are valid.
0 = ISRC1 status bits and PBs not valid. 1 = ISRC1 status bits
and PBs valid.
0xC8—Bits[2:0] ISRC Status
These bits define where the samples are in the ISRC track. At
least two transmissions of 001 occur at the beginning of the
track, while in the middle of the track, continuous transmission
of 010 occurs. This is followed by at least two transmissions of
100 near the end of the track.
Rev. 0 | Page 51 of 60
AD9380
0xC9—Bits[7:0] ISRC1 Packet Byte 0 (ISRC1_PB0)
0xCA—Bits[7:0] ISRC1_PB1
0xCB—Bits[7:0] ISRC1_PB2
0xCC—Bits[7:0] ISRC1_PB3
0xCD—Bits[7:0] ISRC1_PB4
0xCE—Bits[7:0] ISRC1_PB5
0xCF—Bits[6:0] New Data Flags
See Register 0x87 for a description.
0xD0—Bits[7:0] ISRC1_PB6
0xD1—Bits[7:0] ISRC1_PB7
0xD2—Bits[7:0] ISRC1_PB8
0xD3—Bits[7:0] ISRC1_PB9
0xD4—Bits[7:0] ISRC1_PB10
0xD5—Bits[7:0] ISRC1_PB11
0xD6—Bits[7:0] ISRC1_PB12
0xD7—Bits[6:0] New Data Flags
See Register 0x87 for a description.
0xD8—Bits[7:0] ISRC1_PB13
0xD9—Bits[7:0] ISRC1_PB14
0xDA—Bits[7:0] ISRC1_PB15
0xDB—Bits[7:0] SRC1_PB16
0xDC—Bits[7:0] ISRC2 Packet Byte 0 (ISRC2_PB0)
0xDD—Bits[7-0] ISRC2_PB1
0xDE—Bits[7-0] ISRC2_PB2
0xDF—Bits[6-0] New Data Flags
See Register 0x87 for a description.
0xE0—Bits[7:0] ISRC2_PB3
0xE1—Bits[7:0] ISRC2_PB4
0xE2—Bits[7:0] ISRC2_PB5
0xE3—Bits[7:0] ISRC2_PB6
0xE4—Bits[7:0] ISRC2_PB7
0xE5—Bits[7:0] ISRC2_PB8
0xE6—Bits[7:0] ISRC2_PB9
0xE7—Bits[6:0] New Data Flags
See Register 0x87 for a description.
0xE8—Bits[7:0] ISRC2_PB10
0xE9—Bits[7:0] ISRC2_PB11
0xEA—Bits[7:0] ISRC2_PB12
0xEB—Bits[7:0] ISRC2_PB13
0xEC—Bits[7:0] ISRC2_PB14
0xED—Bits[7:0] ISRC2_PB15
0xEE—Bits[7:0] ISRC2_PB16
This byte is transmitted only when the ISRC continue bit
(Register 0xC8 Bit 7) is set to 1.
Rev. 0 | Page 52 of 60
AD9380
2-WIRE SERIAL CONTROL PORT
A 2-wire serial interface control interface is provided in the
AD9380. Up to two AD9380 devices can be connected to the
2-wire serial interface, with a unique address for each device.
DATA TRANSFER VIA SERIAL INTERFACE
The 2-wire serial interface comprises a clock (SCL) and a
bidirectional data (SDA) pin. The analog flat panel interface
acts as a slave for receiving and transmitting data over the serial
interface. When the serial interface is not active, the logic levels
on SCL and SDA are pulled high by external pull-up resistors.
If the AD9380 does not acknowledge the master device during a
write sequence, the SDA remains high so the master can generate a stop signal. If the master device does not acknowledge the
AD9380 during a read sequence, the AD9380 interprets this as
the end of data. The SDA remains high, so the master can
generate a stop signal.
Data received or transmitted on the SDA line must be stable for
the duration of the positive-going SCL pulse. Data on SDA must
change only when SCL is low. If SDA changes state while SCL is
high, the serial interface interprets that action as a start or stop
sequence.
There are six components to serial bus operation:
•
Start signal
•
Slave address byte
•
Base register address byte
•
Data byte to read or write
•
Stop signal
•
Acknowledge (ack)
The first 8 bits of data transferred after a start signal comprise a
7-bit slave address (the first 7 bits) and a single R/W bit (the
8th bit). The R/W bit indicates the direction of data transfer,
read from (1) or write to (0) the slave device. If the transmitted
slave address matches the address of the device (set by the state
of the SA0 input pin as shown in Table 43), the AD9380
acknowledges by bringing SDA low on the 9th SCL pulse. If the
addresses do not match, the AD9380 does not acknowledge.
Table 43. Serial Port Addresses
Bit 6
A5
0
Bit 5
A4
0
To write data to specific control registers of the AD9380, the
8-bit address of the control register of interest must be written
after the slave address has been established. This control register
address is the base address for subsequent write operations. The
base address auto-increments by 1 for each byte of data written
after the data byte intended for the base address. If more bytes
are transferred than there are available addresses, the address
does not increment and remains at its maximum value. Any
base address higher than the maximum value does not produce
an acknowledge signal.
Data are read from the control registers of the AD9380 in a
similar manner. Reading requires two data transfer operations:
When the serial interface is inactive (SCL and SDA are high)
communications are initiated by sending a start signal. The start
signal is a high-to-low transition on SDA while SCL is high.
This signal alerts all slave devices that a data transfer sequence
is coming.
Bit 4
A3
1
Bit 3
A2
1
Bit 2
A1
0
Bit 1
A0
0
• The base address must be written with the R/W bit of the
slave address byte low to set up a sequential read operation.
• Reading (the R/W bit of the slave address byte high) begins at
the previously established base address. The address of the
read register auto-increments after each byte is transferred.
To terminate a read/write sequence to the AD9380, a stop signal
must be sent. A stop signal comprises a low-to-high transition
of SDA while SCL is high.
A repeated start signal occurs when the master device driving
the serial interface generates a start signal without first generating a stop signal to terminate the current communication. This
is used to change the mode of communication (read, write)
between the slave and master without releasing the serial
interface lines.
SDA
tBUFF
tSTAH
tDSU
tDHO
tSTASU
tSTOSU
tDAL
SCL
05688-017
Bit 7
A6 (MSB)
1
For each byte of data read or written, the MSB is the first bit of
the sequence.
tDAH
Figure 17. Serial Port Read/Write Timing
Rev. 0 | Page 53 of 60
AD9380
SERIAL INTERFACE READ/WRITE EXAMPLES
Read from one control register:
Write to one control register:
•
Start signal
•
Start signal
•
Slave address byte (R/W\ bit = low)
•
Slave address byte (R/W bit = low)
•
Base address byte
•
Base address byte
•
Start signal
•
Data byte to base address
•
Slave address byte (R/W\ bit = high)
•
Stop signal
•
Data byte from base address
Write to four consecutive control registers:
•
Stop signal
•
Start signal
Read from four consecutive control registers:
•
Slave address byte (R/W bit = low)
•
Start signal
•
Base address byte
•
Slave address byte (R/W bit = low)
•
Data byte to base address
•
Base address byte
•
Data byte to (base address + 1)
•
Start signal
•
Data byte to (base address + 2)
•
Slave address byte (R/W bit = high)
•
Data byte to (base address + 3)
•
Data byte from base address
•
Stop signal
•
Data byte from (base address + 1)
•
Data byte from (base address + 2)
•
Data byte from (base address + 3)
•
Stop signal
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
ACK
05688-018
SDA
SCL
Figure 18. Serial Interface—Typical Byte Transfer
Rev. 0 | Page 54 of 60
AD9380
PCB LAYOUT RECOMMENDATIONS
The AD9380 is a high precision, high speed analog device.
To achieve the maximum performance from the part, it is
important to have a well laid-out board. The following is a
guide for designing a board using the AD9380.
The bypass capacitors should be physically located between the
power plane and the power pin. Current should flow from the
power plane to the capacitor to the power pin. Do not make the
power connection between the capacitor and the power pin.
Placing a via underneath the capacitor pads down to the power
plane is generally the best approach.
ANALOG INTERFACE INPUTS
Using the following layout techniques on the graphics inputs is
extremely important:
•
Minimize the trace length running into the graphics
inputs. To accomplished this, place the AD9380 as close as
possible to the graphics VGA connector. Long input trace
lengths are undesirable, because they pick up more noise
from the board and other external sources.
•
Place the 75 Ω termination resistors (see Figure 3) as close
to the AD9380 chip as possible. Any additional trace length
between the termination resistors and the input of the
AD9380 increases the magnitude of reflections, which
corrupts the graphics signal.
•
Use 75 Ω matched impedance traces. Trace impedances
other than 75 Ω also increase the chance of reflections.
The AD9380 has very high input bandwidth (300 MHz). While
this is desirable for acquiring a high resolution PC graphics
signal with fast edges, it means that it also captures any high
frequency noise present. Therefore, it is important to reduce the
amount of noise that gets coupled to the inputs. Avoid running
any digital traces near the analog inputs.
Due to the high bandwidth of the AD9380, sometimes low-pass
filtering the analog inputs can help to reduce noise. For many
applications, filtering is unnecessary. Experiments have shown
that placing a series ferrite bead prior to the 75 Ω termination
resistor is helpful in filtering out excess noise. Specifically, the
part used was the Fair-Rite 2508051217Z0, but each application
may work best with a different bead value. Alternatively, placing
a 100 Ω to 120 Ω resistor between the 75 Ω termination resistor
and the input coupling capacitor can also be beneficial.
POWER SUPPLY BYPASSING
It is recommended to bypass each power supply pin with a
0.1 μF capacitor. The exception is in the case where two or more
supply pins are adjacent to each other. For these groupings of
powers/grounds, it is only necessary to have one bypass
capacitor. The fundamental idea is to have a bypass capacitor
within about 0.5 cm of each power pin. Also, avoid placing the
capacitor on the opposite side of the PC board from the
AD9380, because that interposes resistive vias in the path.
It is particularly important to maintain low noise and good
stability of PVDD (the clock generator supply). Abrupt changes
in PVDD can result in similarly abrupt changes in sampling clock
phase and frequency. This can be avoided by careful attention to
regulation, filtering, and bypassing. It is highly desirable to
provide separate regulated supplies for each of the analog
circuitry groups (VD and PVDD).
Some graphic controllers use substantially different levels of
power when active (during active picture time) and when idle
(during HSYNC and VSYNC periods). This can result in a
measurable change in the voltage supplied to the analog supply
regulator, which can in turn produce changes in the regulated
analog supply voltage. This can be mitigated by regulating the
analog supply, or at least PVDD, from a different, cleaner power
source (for example, from a 12 V supply).
It is recommended to use a single ground plane for the
entire board. Experience has shown repeatedly that the noise
performance is the same or better with a single ground plane.
Using multiple ground planes can be detrimental because each
separate ground plane is smaller and long ground loops can
result.
In some cases, using separate ground planes is unavoidable,
so placing a single ground plane under the AD9380 is
recommended. The location of the split should be at the
receiver of the digital outputs. In this case, it is even more
important to place components wisely because the current
loops are much longer (current takes the path of least
resistance). An example of a current loop is a power plane to
AD9380 to digital output trace to digital data receiver to digital
ground plane to analog ground plane.
PLL
Place the PLL loop filter components as close as possible to the
FILT pin.
Do not place any digital or other high frequency traces near
these components.
Use the values suggested in Figure 6 with 10% tolerances or less.
Rev. 0 | Page 55 of 60
AD9380
OUTPUTS (BOTH DATA AND CLOCKS)
DIGITAL INPUTS
Try to minimize the trace length that the digital outputs have to
drive. Longer traces have higher capacitance, which require
more current that causes more internal digital noise.
The digital inputs on the AD9380 were designed to work with
3.3 V signals, but are tolerant of 5.0 V signals. Therefore, no
extra components need to be added if using 5.0 V logic.
Shorter traces reduce the possibility of reflections.
Any noise that enters the HSYNC input trace can add jitter to
the system. Therefore, minimize the trace length and do not run
any digital or other high frequency traces near it.
Adding a series resistor of value 50 Ω to 200 Ω can suppress
reflections, reduce EMI, and reduce the current spikes inside
the AD9380. If series resistors are used, place them as close as
possible to the AD9380 pins (although try not to add vias or
extra length to the output trace to move the resistors closer).
If possible, limit the capacitance that each of the digital outputs
drives to less than 10 pF. This can be accomplished easily by
keeping traces short and by connecting the outputs to only one
device. Loading the outputs with excessive capacitance increases
the current transients inside of the AD9380 and creates more
digital noise on its power supplies.
Rev. 0 | Page 56 of 60
AD9380
COLOR SPACE CONVERTER (CSC) COMMON SETTINGS
Table 44. HDTV YCrCb (0 to 255) to RGB (0 to 255) (Default Setting for AD9380)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x0C
0x3D
0x1C
0x45
0x00
Red/Cr Coeff 1
0x36
0x52
Green/Y Coeff 1
0x3E
0x54
Blue/Cb Coeff 1
0x46
0x00
0x37
0x08
0x3F
0x08
0x47
0x08
Red/Cr Coeff 2
0x38
0x00
Green/Y Coeff 2
0x40
0x00
Blue/Cb Coeff 2
0x48
0x00
0x39
0x00
0x41
0x3E
0x49
0x0E
Red/Cr Coeff 3
0x3A
0x00
Green/Y Coeff 3
0x42
0x89
Blue/Cb Coeff 3
0x4A
0x87
0x3B
0x19
0x43
0x02
0x4B
0x18
Red/Cr Offset
0x3C
0xD7
Green/Y Offset
0x44
0x91
Blue/Cb Offset
0x4C
0xBD
Table 45. HDTV YCrCb (16 to 235) to RGB (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x47
0x3D
0x1D
0x45
0x00
Red/Cr Coeff 1
0x36
0x2C
Green/Y Coeff 1
0x3E
0xDD
Blue/Cb Coeff 1
0x46
0x00
0x37
0x04
0x3F
0x04
0x47
0x04
Red/Cr Coeff 2
0x38
0xA8
Green/Y Coeff 2
0x40
0xA8
Blue/Cb Coeff 2
0x48
0xA8
0x39
0x00
0x41
0x1F
0x49
0x08
Red/Cr Coeff 3
0x3A
0x00
Green/Y Coeff 3
0x42
0x26
Blue/Cb Coeff 3
0x4A
0x 75
0x3B
0x1C
0x43
0x01
0x4B
0x1B
Red/Cr Offset
0x3C
0x1F
Green/Y Offset
0x44
0x34
Blue/Cb Offset
0x4C
0x7B
Table 46. SDTV YCrCb (0 to 255) to RGB (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x2A
0x3D
0x1A
0x45
0x00
Red/Cr Coeff 1
0x36
0xF8
Green/Y Coeff 1
0x3E
0x6A
Blue/Cb Coeff 1
0x46
0x00
0x37
0x08
0x3F
0x08
0x47
0x08
Red/Cr Coeff 2
0x38
0x00
Green/Y Coeff 2
0x40
0x00
Blue/Cb Coeff 2
0x48
0x00
0x39
0x00
0x41
0x1D
0x49
0x0D
Red/Cr Coeff 3
0x3A
0x00
Green/Y Coeff 3
0x42
0x50
Blue/Cb Coeff 3
0x4A
0xDB
0x3B
0x1A
0x43
0x04
0x4B
0x19
Red/Cr Offset
0x3C
0x84
Green/Y Offset
0x44
0x23
Blue/Cb Offset
0x4C
0x12
Table 47. SDTV YCrCb (16 to 235) to RGB (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x46
0x3D
0x1C
0x45
0x00
Red/Cr Coeff 1
0x36
0x63
Green/Y Coeff 1
0x3E
0xC0
Blue/Cb Coeff 1
0x46
0x00
0x37
0x04
0x3F
0x04
0x47
0x04
Red/Cr Coeff 2
0x38
0xA8
Green/Y Coeff 2
0x40
0xA8
Blue/Cb Coeff 2
0x48
0xA8
Rev. 0 | Page 57 of 60
0x39
0x00
0x41
0x1E
0x49
0x08
Red/Cr Coeff 3
0x3A
0x00
Green/Y Coeff 3
0x42
0x6F
Blue/Cb Coeff 3
0x4A
0x11
0x3B
0x1C
0x43
0x02
0x4B
0x1B
Red/Cr Offset
0x3C
0x84
Green/Y Offset
0x44
0x1E
Blue/Cb Offset
0x4C
0xAD
AD9380
Table 48. RGB (0 to 255) to HDTV YCrCb (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x08
0x3D
0x03
0x45
0x1E
Red/Cr Coeff 1
0x36
0x2D
Green/Y Coeff 1
0x3E
0x68
Blue/Cb Coeff 1
0x46
0x21
0x37
0x18
0x3F
0x0B
0x47
0x19
Red/Cr Coeff 2
0x38
0x93
Green/Y Coeff 2
0x40
0x71
Blue/Cb Coeff 2
0x48
0xB2
0x39
0x1F
0x41
0x01
0x49
0x08
Red/Cr Coeff
0x3A
0x3F
Green/Y Coeff 3
0x42
0x27
Blue/Cb Coeff 3
0x4A
0x2D
0x3B
0x08
0x43
0x00
0x4B
0x08
Red/Cr Offset
0x3C
0x00
Green/Y Offset
0x44
0x00
Blue/Cb Offset
0x4C
0x00
Table 49. RGB (0 to 255) to HDTV YCrCb (16 to 235)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x07
0x3D
0x02
0x45
0x1E
Red/Cr Coeff 1
0x36
0x06
Green/Y Coeff 1
0x3E
0xED
Blue/Cb Coeff 1
0x46
0x64
0x37
0x19
0x3F
0x09
0x47
0x1A
Red/Cr Coeff 2
0x38
0xA0
Green/Y Coeff 2
0x40
0xD3
Blue/Cb Coeff 2
0x48
0x96
0x39
0x1F
0x41
0x00
0x49
0x07
Red/Cr Coeff 3
0x3A
0x5B
Green/Y Coeff 3
0x42
0xFD
Blue/Cb Coeff 3
0x4A
0x06
0x3B
0x08
0x43
0x01
0x4B
0x08
Red/Cr Offset
0x3C
0x00
Green/Y Offset
0x44
0x00
Blue/Cb Offset
0x4C
0x00
Table 50. RGB (0 to 255) to SDTV YCrCb (0 to 255)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x08
0x3D
0x04
0x45
0x1D
Red/Cr Coeff 1
0x36
0x2D
Green/Y Coeff 1
0x3E
0xC9
Blue/Cb Coeff 1
0x46
0x3F
0x37
0x19
0x3F
0x09
0x47
0x1A
Red/Cr Coeff 2
0x38
0x27
Green/Y Coeff 2
0x40
0x64
Blue/Cb Coeff 2
0x48
0x93
0x39
0x1E
0x41
0x01
0x49
0x08
Red/Cr Coeff 3
0x3A
0xAC
Green/Y Coeff 3
0x42
0xD3
Blue/Cb Coeff 3
0x4A
0x2D
0x3B
0x08
0x43
0x00
0x4B
0x08
Red/Cr Offset
0x3C
0x00
Green/Y Offset
0x44
0x00
Blue/Cb Offset
0x4C
0x00
Table 51. RGB (0 to 255) to SDTV YCrCb (16 to 235)
Register
Address
Value
Register
Address
Value
Register
Address
Value
0x35
0x07
0x3D
0x04
0x45
0x1D
Red/Cr Coeff 1
0x36
0x06
Green/Y Coeff 1
0x3E
0x1C
Blue/Cb Coeff 1
0x46
0xA3
0x37
0x1A
0x3F
0x08
0x47
0x1B
Red/Cr Coeff 2
0x38
0x1E
Green/Y Coeff 2
0x40
0x11
Blue/Cb Coeff 2
0x48
0x57
Rev. 0 | Page 58 of 60
0x39
0x1E
0x41
0x01
0x49
0x07
Red/Cr Coeff 3
0x3A
0xDC
Green/Y Coeff 3
0x42
0x91
Blue/Cb Coeff 3
0x4A
0x06
0x3B
0x08
0x43
0x01
0x4B
0x08
Red/Cr Offset
0x3C
0x00
Green/Y Offset
0x44
0x00
Blue/Cb Offset
0x4C
0x00
AD9380
OUTLINE DIMENSIONS
16.00
BSC SQ
1.60 MAX
0.75
0.60
0.45
100
1
76
75
PIN 1
14.00
BSC SQ
TOP VIEW
(PINS DOWN)
1.45
1.40
1.35
0.15
0.05
SEATING
PLANE
0.20
0.09
7°
3.5°
0°
0.08 MAX
COPLANARITY
25
51
50
26
VIEW A
0.50
BSC
LEAD PITCH
VIEW A
ROTATED 90° CCW
0.27
0.22
0.17
COMPLIANT TO JEDEC STANDARDS MS-026-BED
Figure 19. 100-Lead Low Profile Quad Flat Package [LQFP]
(ST-100)
Dimensions shown in millimeters
ORDERING GUIDE
Model
AD9380KSTZ-100 1
AD9380KSTZ-1501
AD9380/PCB
1
Max Speed (MHz)
Analog
Digital
100
100
150
150
Temperature
Range
0°C to 70°C
0°C to 70°C
Package Description
100-Lead Low Profile Quad Flat Package (LQFP)
100-Lead Low Profile Quad Flat Package (LQFP)
Evaluation Board
Z = Pb-free part.
Rev. 0 | Page 59 of 60
Package
Option
ST-100
ST-100
NOTES
© 2005 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05688–0–10/05(0)
Rev. 0 | Page 60 of 60