austriamicrosystems AG is now ams AG The technical content of this austriamicrosystems datasheet is still valid. Contact information: Headquarters: ams AG Tobelbaderstrasse 30 8141 Unterpremstaetten, Austria Tel: +43 (0) 3136 500 0 e-Mail: [email protected] Please visit our website at www.ams.com Datas h eet A S 111 5 64 L E D s, I ²C I n t er f ac ed L E D Dr i v er w i th K ey sc an 2 Key Features 1 General Description up to 1MHz I²C-Compatible Interface Individual LED Segment Control Readback for 16 Keys plus Interrupt Open and Shorted LED Error Detection - Global or Individual Error Detection Hexadecimal- or BCD-Code for 7-Segment Displays 200nA Low-Power Shutdown Current (typ; data retained) Digital and Analog Brightness Control Display Blanked on Power-Up Drive Common-Cathode LED Displays Supply Voltage Range: 2.7 to 5.5V Additionally the AS1115 offers a diagnostic mode for easy and fast production testing. Software Reset Optional External Clock The AS1115 features a low shutdown current of typically 200nA, and an operational current of typically 350µA. The number of digits can be programmed, the devices can be reset by software, and an external clock is also supported. Package: The devices include an integrated BCD code-B/HEX decoder, multiplex scan circuitry, segment and display drivers, and a 64-bit memory. Internal memory stores the shift register settings, eliminating the need for continuous device reprogramming. am lc s on A te G nt st il All outputs of the AS1115 can be configured for key readback. Keyswitch status is obtained by polling for up to 64 keys while 16 keys can be used to trigger an interrupt. lv Every segment can be individually addressed and updated separately. Only one external resistor (RSET) is required to set the current. LED brightness can be controlled by analog or digital means. al id The AS1115 is a compact LED driver for 64 single LEDs or 8 digits of 7-segments. The devices can be programmed via an I²C compatible 2-wire interface. - QSOP-24 - TQFN(4x4)-24 The device is available in a QSOP-24 and the TQFN(4x4)-24 package. 3 Applications The AS1115 is ideal for seven-segment or dot matrix user interface displays of set-top boxes, VCRs, DVD-players, washing machines, micro wave ovens, refrigerators and other white good or personal electronic applications. ni VDD 2.7 to 5.5V 9.53kΩ ca Figure 1. AS1115 - Typical Application Diagram ch ISET SDA Te SCL µP IRQ SDA DIG0 to DIG7 8 SEGA-DP KEY0-7 8 AS1115 8 SCL KEYA IRQ KEYB GND www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 1 - 25 AS1115 Datasheet - P i n o u t 4 Pinout Pin Assignments al id 3 AS1115 DIG5 5 16 VDD 15 SEGG 14 SEGB Exposed Pad 7 8 9 10 11 12 KEYB ISET 13 SEGF KEYA DIG6 6 DIG7 KEYB 12 KEYA 11 DIG7 10 DIG6 9 DIG5 8 SEGDP 17 SEGC GND QSOP-24 1 DIG0:DIG7 2-5, 7-10 GND KEYA KEYB 6 11 12 ISET 13 SCL IRQ SEGA:SEGG, SEGDP 14 24 SCL SEGA am lc s on A te G nt st il GND 6 SEGD DIG3 2 TQFN(4x4)-24 22 Description Serial-Data I/O. Open drain digital I/O I²C data pin. 1, 2, 4, 5, 6, 7, 23, Digit Drive Lines. Eight digit drive lines that sink current from the display common 24 cathode. Keyscan detection optional, but must be polled by the µProzessor. 3 Ground. 8 Keyscan Input. Keyscan lines for key readback. Can be used for self-addressing. 9 Keyscan Input. Keyscan lines for key readback. Set Segment Current. Connect to VDD or a reference voltage through RSET to set the 10 peak segment current (see Selecting RSET Resistor Value and Using External Drivers on page 19). 11 Serial-Clock Input. 3.4MHz maximum rate. 21 Interupt Request Output. Open drain pin. Seven Segment and Decimal Point Drive Lines. 8 seven-segment drives and decimal 12-15, 17-20 point drive that source current to the display. 16 Positive Supply Voltage. Connect to +2.7 to +5.5V supply. Exposed Pad. This pin also functions as a heat sink. Solder it to a large pad or to the Exposed Pad circuit-board ground plane to maximize power dissipation. ca Pin Name SDA 15-18, 20-23 19 ni VDD DIG4 7 DIG3 5 DIG2 4 DIG1 3 SDA 1 DIG0 2 Table 1. Pin Descriptions IRQ 18 SEG E DIG4 4 Pin Descriptions SDA DIG0 24 23 22 21 20 19 DIG2 1 lv AS1115 DIG1 13 ISET 14 SCL 15 SEGA 16 SEGF 17 SEGB 18 SEGG 19 VDD 20 SEGC 21 SEG E 22 SEGDP 23 SEGD 24 IRQ Figure 2. Pin Assignments (Top View) Te ch - www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 2 - 25 AS1115 Datasheet - A b s o l u t e M a x i m u m R a t i n g s 5 Absolute Maximum Ratings Stresses beyond those listed in Table 2 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Section 6 Electrical Characteristics on page 4 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Table 2. Absolute Maximum Ratings Min Max Units -0.3 7 V -0.3 7 or VDD + 0.3 V DIG0:DIG7 Sink Current 500 mA SEGA:SEGG, SEGDP Sink Current 100 mA 100 mA Comments al id Parameter VDD to GND All other pins to GND Input Current (latch-up immunity) -100 Electrostatic Discharge HBM Thermal Information Norm: JEDEC 78 am lc s on A te G nt st il Electrostatic Discharge lv Electrical Parameters +/- 1 Thermal Resistance ΘJA kV Norm: MIL 883 E method 3015 88 °C/W on PCB, QSOP-24 package 30.5 °C/W on PCB, TQFN(4x4)-24 package +150 ºC +150 ºC Temperature Ranges and Storage Conditions Junction Temperature Storage Temperature Range -55 Package Body Temperature Humidity non-condensing 5 ºC 85 % 1 Represents a max. floor life time of unlimited Te ch ni ca Moisture Sensitive Level +260 The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD020“Moisture/Reflow Sensitivity Classification for NonHermetic Solid State Surface Mount Devices”. The lead finish for Pb-free leaded packages is matte tin (100% Sn). www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 3 - 25 AS1115 Datasheet - E l e c t r i c a l C h a r a c t e r i s t i c s 6 Electrical Characteristics VDD = 2.7V to 5.5V, RSET = 9.53kΩ, typ. values @ TAMB = +25ºC, VDD = 5.0V (unless otherwise specified). All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. Table 3. Electrical Characteristics TAMB Parameter Conditions Min Operating Temperature Range -40 Operating Junction Temperature Range -40 VDD Operating Supply Voltage 2.7 IDDSD Shutdown Supply Current TJ All digital inputs at VDD or GND, TAMB = +25ºC 0.2 RSET = open circuit. 0.35 IDD Operating Supply Current fOSC Display Scan Rate 8 digits scanned 0.48 IDIGIT Digit Drive Sink Current VOUT = 0.65V 320 ISEG Segment Drive Source Current Unit +85 °C +125 °C 5.5 V 2 µA 4 µA All segments and decimal point on; ISEG = -40mA. 0.6 mA 335 am lc s on A te G nt st il ISEG Max lv single digit, TAMB = +85ºC ∆ISEG Typ al id Symbol Segment Drive Current Matching Segment Drive Source Current VDD = 5.0V, VOUT = (VDD -1V) -35 0.96 -41 -47 3 Average Current kHz mA mA % 47 mA Max 1 Unit µA V V V Table 4. Logic Inputs/Outputs Characteristics Symbol IIH, IIL VIH VIL VOL(SDA) Parameter Input Current SDA, SCL Logic High Input Voltage SDA, SCL Logic Low Input Voltage SDA, SCL SDA Output Low Voltage VKEYopen Keyscan Open Input Voltage VKEYshort VOL(IRQ) ∆VI Keyscan Short Input Voltage Interrupt Output Low Voltage Hysteresis Voltage Min -1 0.7xVDD Typ 0.3xVDD 0.4 ISINK = 3mA 0.8xVDD ISINK = 3mA DIN, CLK, LD/CS 0.7x VDD 0.05x VDD Open Detection Level Threshold V V V 550 0.8x VDD pF 0.15x VDD V V Te ch ni Short Detection Level Threshold 0.75x VDD 0.1x VDD V 0.7x VDD 0.4 1 Capacitive Load for each Bus Line ca CB Conditions VIN = 0V or VDD www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 4 - 25 AS1115 Datasheet - E l e c t r i c a l C h a r a c t e r i s t i c s Table 5. Timing Characteristics (CB = 550pF (max) on each Bus Line) Parameter fSCL SCL Frequency Bus Free Time Between STOP and START Conditions Hold Time for Repeated START Condition tHOLDSTART Min ns 500 SCL High Period 260 tRISE ns ns 260 ns 50 SDA + SCL Rise Time SDA + SCL Fall Time tFALL tSETUPSTOP STOP Condition Setup Time MHz 260 SCL Low Period tSETUPDATA Unit 1 ns tLOW tSETUPSTART Max 500 tHIGH Setup Time for Repeated START Condition Data Setup Time Typ 260 120 ns 120 ns ns 50 ns 20 ms am lc s on A te G nt st il tSPIKESUP Pulse Width of Spike Suppressed Key Readback Debounce Time ns lv tBUF Conditions al id Symbol Note: The Min / Max values of the Timing Characteristics are guaranteed by design. Figure 3. Timing Diagram SDI tBUF tHOLDSTART tHIGH tHOLDSTART tR tLOW ca SCL tSPIKESUP tSETUPDATA tF tHOLDDATA Repeated START Te ch ni STOP START tSETUPSTOP tSETUPSTART www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 5 - 25 AS1115 Datasheet - Ty p i c a l O p e r a t i n g C h a r a c t e r i s t i c s 7 Typical Operating Characteristics RSET = 9.53kΩ, VRset = VDD; Figure 4. Display Scan Rate vs. Supply Voltage; Figure 5. Display Scan Rate vs. Temperature; 800 780 Vdd=2.7V Vdd=5V Vdd=5.5V 740 720 760 740 lv fosc (Hz) . fosc (Hz) . al id Vdd=4V 780 760 720 700 Tamb=-40°C am lc s on A te G nt st il 700 Tamb=+25°C Tamb=+85°C 680 2.7 3.1 3.5 3.9 4.3 4.7 5.1 680 -40 5.5 -15 10 Figure 6. Segment Current vs. Temperature; 60 Iseg (mA) . 20 Vseg = 1.7V; Vdd = 2.7V Vseg = 1.7V; Vdd = 5V 10 Vseg Vseg Vseg Vseg 30 20 10 0 -15 10 35 60 85 0 10 20 Tamb (°C) 30 40 50 60 70 80 90 Rset (kOhm) Figure 9. Segment Current vs. VDD; VRset = 2.8V ni Figure 8. Segment Current vs. Supply Voltage; 50 Vseg Vseg Vseg Vseg ch 45 40 = 1.7V = 2V = 2.3V = 3.1V 35 Iseg (mA) . 40 Te Iseg (mA) . = 4V; Vdd = 5V = 3V; Vdd = 5V = 2V; Vdd = 5V = 1.7V; Vdd = 2.7V Vseg = 3V; Vdd = 5V Vseg = 4V; Vdd = 5V ca Iseg (mA) . 30 50 85 Figure 7. Segment Current vs. RSET; 40 40 60 60 50 50 0 -40 35 Tamb (°C) Vdd (V) 30 20 25 20 15 Vseg = 1.7V 10 Vseg = 3V 10 30 Vseg = 4V 5 0 0 2.7 3.1 3.5 3.9 4.3 4.7 5.1 5.5 2.7 Vdd (V) www.austriamicrosystems.com/LED-Driver-ICs/AS1115 3 3.3 3.6 3.9 4.2 Vdd (V) Revision 1.08 6 - 25 AS1115 Datasheet - Ty p i c a l O p e r a t i n g C h a r a c t e r i s t i c s Figure 10. VDIGIT vs. IDIGIT Figure 11. Input High Level vs. Supply Voltage 0.4 3.5 3 2.5 0.2 1.5 1 = 2.7V = 3.3V = 4V = 5V = 5.5V 0.5 0 0 0.05 0.1 0.15 0.2 Idig (A) 0.25 0.3 Figure 12. ISEG vs. VSEG; VDD = 5V 50 40 3.5 4.3 4.7 5.1 5.5 Vdd (V) 50 = 10k = 13k = 18k = 30k = 56k Rext Rext Rext Rext Rext 45 40 = 8k2 = 10k = 13k = 18k = 30k Iseg (mA) . 30 30 25 25 20 20 15 15 10 10 5 5 0 0 2 2.5 3 3.5 4 4.5 5 1 1.5 2 ca ni 45 ch 40 3 3.5 4 Rext Rext Rext Rext Rext Figure 15. ISEG vs. VSEG; VDD = 2.7V = 6k8 = 8k2 = 10k = 13k = 18k 35 30 Te 25 20 50 Rext Rext Rext Rext Rext 45 40 = 4k7 = 5k6 = 6k8 = 10k = 13k 35 Iseg (mA) . Figure 14. ISEG vs. VSEG; VDD = 3.3V 50 2.5 Vseg (V) Vseg (V) Iseg (mA) . 3.9 35 35 Iseg (mA) . 3.1 Figure 13. ISEG vs. VSEG; VDD = 4V Rext Rext Rext Rext Rext 45 2.7 0.35 am lc s on A te G nt st il 0 lv Vdd Vdd Vdd Vdd Vdd 0.1 2 al id Vih (V) . Vdig (V) . 0.3 30 25 20 15 15 10 10 5 5 0 0 1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 1 Vseg (V) www.austriamicrosystems.com/LED-Driver-ICs/AS1115 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 Vseg (V) Revision 1.08 7 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n 8 Detailed Description Block Diagram al id Figure 16. AS1115 - Block Diagram (QSOP-24 Package) Open/Short Detection + – RSET 19 + am lc s on A te G nt st il VDD – Oszillator VDD lv VDD 13 ISET 24 IRQ 8 SEGA-G, SEGDP Digital Control Logic 8 2-5, 7-10 DIG0 to DIG7 (PWM, Debounce,....) VDD 15-18, 20-23 2 11, 12 KEYA, KEYB VDD 14 SCL 1 Registers 6 GND Data - Registers Control - Registers Scan - Registers AS1115 ch ni ca SDA I²C Interface Figure 17. ESD Structure Te VDD valid for the pins: - IRQ - SCL - SDA - ISET - SEGA-G, SEGDP - KEYA, KEYB www.austriamicrosystems.com/LED-Driver-ICs/AS1115 VDD valid for the pins: - DIG0 to DIG7 Revision 1.08 8 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n I²C Interface The AS1115 supports the I²C serial bus and data transmission protocol in high-speed mode at 3.4MHz. The AS1115 operates as a slave on the I²C bus. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. Connections to the bus are made via the open-drain I/O pins SCL and SDA. 1 0 8 0 0 0 A1 0 9 A0 R/W 1 8 D15 D14 D13 D12 D11 D10 D9 9 D8 lv Default values at power up: A1 = A0 = 0 al id Figure 18. I²C Interface Initialization am lc s on A te G nt st il Figure 19. Bus Protocol MSB SDI ACK from Receiver Slave Address R/W Direction Bit ACK from Receiver 1 SCL 2 6 7 8 9 ACK START 1 2 3-8 8 9 ACK Repeat if More Bytes Transferred STOP or Repeated START The bus protocol (as shown in Figure 19) is defined as: ni Bus Not Busy. Data and clock lines remain HIGH. Start Data Transfer. A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition. Stop Data Transfer. A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition. Data Valid. The state of the data line represents valid data, when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth-bit. Within the I²C bus specifications a high-speed mode (3.4MHz clock rate) is defined. - Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generat- Te ch - ca - Data transfer may be initiated only when the bus is not busy. - During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals. The bus conditions are defined as: www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 9 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n al id ing an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition. - Figure 19 on page 9 details how data transfer is accomplished on the I²C bus. Depending upon the state of the R/W bit, two types of data transfer are possible: - Master Transmitter to Slave Receiver. The first byte transmitted by the master is the slave address, followed by a number of data bytes. The slave returns an acknowledge bit after the slave address and each received byte. - Slave Transmitter to Master Receiver. The first byte, the slave address, is transmitted by the master. The slave then returns an acknowledge bit. Next, a number of data bytes are transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not-acknowledge is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released. The AS1115 can operate in the following slave modes: am lc s on A te G nt st il lv - Slave Receiver Mode. Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. - Slave Transmitter Mode. The first byte (the slave address) is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the AS1115 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer. I²C Device Address Byte The address byte (see Figure 20) is the first byte received following the START condition from the master device. Figure 20. I²C Device Address Byte predefined address: updated address: MSB 6 5 4 3 2 1 LSB 0 0 0 0 0 0 0 R/W MSB 6 5 4 3 2 1 LSB 0 0 0 0 0 A1 A0 R/W ch ni ca - The default slave address is factory-set to 0000000. - The two LSB bits of the address byte are the device select bits, A0 to A1, which can be set by the self address command after startup. A maximum of four devices with the same pre-set code can therefore be connected on the same bus at one time. A short writes a logical “0” whereas an open writes a logical “1” as address bit (see Figure 26 on page 15). - The last bit of the address byte (R/W) define the operation to be performed. When set to a 1 a read operation is selected; when set to a 0 a write operation is selected. Following the START condition, the AS1115 monitors the I²C bus, checking the device type identifier being transmitted. Upon receiving the address code, and the R/W bit, the slave device outputs an acknowledge signal on the SDA line. I²C Device Self Addressing Te If this feature is used, 2 of the 16 key readback nodes can be left open or shorted for self-addressing. This is done with KEYA together with SEGG (A0) and SEGF (A1). This two nodes cannot be used for key-readback in this case. After startup all devices have the predefined address 0000000. A single command for self addressing will update all connected AS1115. This command has to be done after startup or every time the AS1115 gets disconnected from the supply. The I²C address definition must be done with fixed connection, since I²C detection is excluded from debounce time of key registers. www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 10 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n Command Byte The AS1115 operation, (see Table 6) is determined by a command byte (see Figure 21 on page 11). Figure 21. Command Byte 6 5 4 3 2 1 LSB D15 D14 D13 D12 D11 D10 D09 D08 al id MSB Figure 22. Command and Single Data Byte Received From Master to Slave S 0 R/W A D8 D7 D6 D5 A Command Byte D4 D3 D2 D1 D0 A Data Byte am lc s on A te G nt st il Slave Address D15 D14 D13 D12 D11 D10 D9 lv AS1115 Registers From Slave to Master P 1 Byte Acknowledge from AS1115 Acknowledge from AS1115 0 Acknowledge from AS1115 0 0 Autoincrement Memory Word Address Figure 23. Setting the Pointer to a Address Register to select a Data Register for a Read Operation From Master to Slave AS1115 Registers From Slave to Master S 0 Slave Address D15 D14 D13 D12 D11 D10 D9 R/W A A Command Byte Acknowledge from AS1115 0 P 0 ca Acknowledge from AS1115 D8 ni Figure 24. Reading nBytes from AS1115 Auto increment Memory Word Address From Master to Slave ch From Slave to Master Te S Acknowledge from AS1115 Slave Address Acknowledge from Master 0 Stop reading Not Acknowledge from Master 0 1 n Bytes R/W A 1 First Data Byte D7 D6 D5 D4 D3 D2 A D1 AS1115 Registers www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 D0 /A Second Data Byte D7 D6 D5 D4 D3 D2 D1 P D0 Auto increment to next address 11 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n Initial Power-Up On initial power-up, the AS1115 registers are reset to their default values, the display is blanked, and the device goes into shutdown mode. At this time, all registers should be programmed for normal operation. Note: The default settings enable only scanning of one digit; the internal decoder is disabled and the Intensity Control Register (see page 17) is set to the minimum values. al id Shutdown Mode The AS1115 devices feature a shutdown mode, where they consume only 200nA (typ) current. Shutdown mode is entered via a write to the Shutdown Register (see Table 7). During shutdown mode the Digit-Registers maintain their data. Shutdown mode can either be used as a means to reduce power consumption or for generating a flashing display (repeatedly entering and leaving shutdown mode). For minimum supply current in shutdown mode, logic input should be at GND or VDD (CMOS logic level). lv When entering or leaving shutdown mode, the Feature Register is reset to its default values (all 0s) when Shutdown Register bit D7 (page 13) = 0. am lc s on A te G nt st il Note: When Shutdown Register bit D7 = 1, the Feature Register is left unchanged when entering or leaving shutdown mode. If the AS1115 is used with an external clock, Shutdown Register bit D7 should be set to 1 when writing to the Shutdown Register. Digit- and Control-Registers The AS1115 devices contain 8 Digit-Registers,11 control-registers and 10 diagnostic-registers, which are listed in Table 6. All registers are selected using a 8-bit address word, and communication is done via the I²C interface. Digit Registers – These registers are realized with an on-chip 64-bit memory. Each digit can be controlled directly without rewriting the whole register contents. Control Registers – These registers consist of decode mode, display intensity, number of scanned digits, shutdown, display test and features selection registers. Type Table 6. Register Address Map Address Register D15:D13 Digit 0 Digit 2 Digit 3 Digit 4 Digit 5 Digit 6 D9 D8 D7:D0 Page 000 0 0 0 0 1 N/A 0 0 0 1 0 N/A 000 0 0 0 1 1 000 0 0 1 0 0 000 0 0 1 0 1 000 0 0 1 1 0 N/A 000 0 0 1 1 1 N/A 000 0 1 0 0 0 N/A (see Table 9 on page 14, Table 10 on page 14 and Table 11 on page 15) N/A N/A N/A 000 0 1 0 0 1 (see Table 8 on page 13) 13 Global Intensity 000 0 1 0 1 0 (see Table 17 on page 17) 17 Scan Limit 000 0 1 0 1 1 (see Table 19 on page 17) 17 Shutdown 000 0 1 1 0 0 (see Table 7 on page 13) 12 Self Addressing 001 0 1 1 0 1 Feature 000 0 1 1 1 0 N/A (see Table 20 on page 18) 18 13 Display Test Mode 000 0 1 1 1 1 (see Table 14 on page 16) DIG0:DIG1 Intensity 000 1 0 0 0 0 (see Table 18 on page 17) Te Control Register ni Decode-Mode D10 ch Digit 7 D11 000 ca Digit Register Digit 1 D12 DIG2:DIG3 Intensity 000 1 0 0 0 1 (see Table 18 on page 17) DIG4:DIG5 Intensity 000 1 0 0 1 0 (see Table 18 on page 17) DIG6:DIG7 Intensity 000 1 0 0 1 1 (see Table 18 on page 17) www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 12 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n Address Register Page D12 D11 D10 D9 D8 Diagnostic Digit 0 000 1 0 1 0 0 N/A Diagnostic Digit 1 000 1 0 1 0 1 N/A Diagnostic Digit 2 000 1 0 1 1 0 N/A Diagnostic Digit 3 000 1 0 1 1 1 N/A Diagnostic Digit 4 000 1 1 0 0 0 Diagnostic Digit 5 000 1 1 0 0 1 Diagnostic Digit 6 000 1 1 0 1 0 Diagnostic Digit 7 000 1 1 0 1 1 KEYA 000 1 1 1 0 0 KEYB 000 1 1 1 0 1 D7:D0 al id D15:D13 N/A N/A N/A N/A lv Keyscan/Diagnostic Register Type Table 6. Register Address Map am lc s on A te G nt st il The Shutdown Register controls AS1115 shutdown mode. Table 7. Shutdown Register Format (Address (HEX) = 0x0C)) Mode Shutdown Mode, Reset Feature Register to Default Settings Shutdown Mode, Feature Register Unchanged Normal Operation, Reset Feature Register to Default Settings Normal Operation, Feature Register Unchanged Register Data HEX Code D7 D6 D5 D4 D3 D2 D1 D0 0x00 0 X X X X X X 0 0x80 1 X X X X X X 0 0x01 0 X X X X X X 1 0x81 1 X X X X X X 1 Decode Enable Register (0x09) The Decode Enable Register sets the decode mode. BCD/HEX decoding (either BCD code – characters 0:9, E, H, L, P, and -, or HEX code – characters 0:9 and A:F) is selected by bit D2 (page 18) of the Feature Register. The Decode Enable Register is used to select the decode mode or no-decode for each digit. Each bit in the Decode Enable Register corresponds to its respective display digit (i.e., bit D0 corresponds to digit 0, bit D1 corresponds to digit 1 and so on). Table 9 lists some examples of the possible settings for the Decode Enable Register bits. Note: A logic high enables decoding and a logic low bypasses the decoder altogether. ca When decode mode is used, the decoder looks only at the lower-nibble (bits D3:D0) of the data in the Digit-Registers, disregarding bits D6:D4. Bit D7 sets the decimal point (SEG DP) independent of the decoder and is positive logic (bit D7 = 1 turns the decimal point on). Table 9 lists the code-B font; Table 10 lists the HEX font. ni When no-decode mode is selected, data bits D7:D0 of the Digit-Registers correspond to the segment lines of the AS1115. Table 11 shows the 1:1 pairing of each data bit to the appropriate segment line. ch Table 8. Decode Enable Register Format Examples HEX Code No decode for digits 7:0 Code-B/HEX decode for digit 0. No decode for digits 7:1 Code-B/HEX decode for digit 0:2. No decode for digits 7:3 Code-B/HEX decode for digits 0:5. No decode for digits 7:6 Code-B/HEX decode for digits 0,2,5. No decode for digits 1, 3, 4, 6, 7 Te Decode Mode www.austriamicrosystems.com/LED-Driver-ICs/AS1115 0x00 0x01 0x07 0x3F D7 0 0 0 0 D6 0 0 0 0 D5 0 0 0 1 0x25 0 0 1 Revision 1.08 Register Data D4 D3 0 0 0 0 0 0 1 1 0 0 D2 0 0 1 1 D1 0 0 1 1 D0 0 1 1 1 1 0 1 13 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n Figure 25. Standard 7-Segment LED Intensity Control and Inter-Digit Blanking A F B G E DP Table 9. Code-B Font D7 D6:D4 D3 D2 D1 D0 Character Register Data D7 D6: D4 D3 D2 D1 D0 X 0 0 0 0 X 0 1 1 0 X 0 0 0 1 X 0 1 1 1 X 0 X 0 X 0 X 0 * Character Register Data D7 D6:D4 D3 D2 D1 D0 lv Register Data X 1 1 0 0 X 1 1 0 1 am lc s on A te G nt st il Character al id C D 0 1 0 X 1 0 0 0 X 1 1 1 0 0 1 1 X 1 0 0 1 X 1 1 1 1 1 0 0 X 1 0 1 0 X X X X X 1 0 1 X 1 0 1 1 * 1 The decimal point can be enabled with every character by setting bit D7 = 1. Table 10. HEX Font Register Data D7 D6:D4 X 0 0 0 0 0 0 0 1 ni X D3 D2 D1 D0 Character ca Character 0 Te ch X * Register Data D7 D6: D4 D3 D2 D1 D0 Character Register Data D7 D6:D4 D3 D2 D1 D0 X 0 1 1 0 X 1 1 0 0 X 0 1 1 1 X 1 1 0 1 0 1 0 X 1 0 0 0 X 1 1 1 0 X 1 1 1 1 X X X X X X 0 0 1 1 X 1 0 0 1 X 0 1 0 0 X 1 0 1 0 X 0 1 0 1 X 1 0 1 1 * 1 The decimal point can be enabled with every character by setting bit D7 = 1. www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 14 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n Table 11. No-Decode Mode Data Bits and Corresponding Segment Lines D7 DP Corresponding Segment Line D6 A D5 B D4 C D3 D D2 E D1 F D0 G I²C Self Addressing al id If this feature is used, 2 of the 16 key readback nodes can be left open or shorted for self-addressing. This is done with KEYA together with SEGG (A0) and SEGF (A1). This two nodes cannot be used for key-readback in this case. After startup all devices have the predefined address 0000000. A single command for self addressing will update all connected AS1115. This command has to be done after startup or every time the AS1115 gets disconnected from the supply. The I²C address definition must be done with fixed connection, since I²C detection is excluded from debounce time of key registers.geht Note: A short writes a logical “0” whereas an open writes a logical “1” as address bit (see Figure 26). D7 X X Figure 26. Address Coding Keyscan Register D6 X X D5 X X D4 X X D3 X X D2 X X D1 X X D0 0 1 am lc s on A te G nt st il Factory-set IC address User-set IC address lv Table 12. Self Addressing Register (Address (HEX) = 0x2D)) ca These two registers contain the result of the keyscan input of the 16 keys. To ensure proper results the data in these registers are updated only if the logic data scanned is stable for 20ms (debounce time). A change of the data stored within these two registers is indicated by a logic low on the IRQ pin. The IRQ is high-impedance if a read operation on the key scan registers is started. Table 13. LED Diagnostic Register Address ni Register HEX Address D7 D6 D5 Segment D4 D3 D2 D1 D0 DP A B C E F G D ch 0x1C 0x1D Key KEYA KEYB Te Note: If I²C self addressing is used segment G&F of KEYA is used for the two LSB of the I²C address. In this case these two nodes cannot be used as a key. Additionally the debounce time is disabled for these two bits. The data within the keyscan register is updated continuously during every cycle (1/10 of refresh rate). Therefore, to get a valid readback of keys it is recommended to read out the keyscan registers immediately after the IRQ is triggered. A short writes a logical “0” whereas an open writes a logical “1” as keyscan register bit. Note: If the blink_en bit (bit D4 in the Feature Register 0x0E) is set to ‘1’, the keyscan is not returning a valid value. www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 15 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n Display-Test Mode The AS1115 can detect open or shorted LEDs. Readout of either open LEDs or short LEDs is possible, as well as a OR relation of open and short. Note: All settings of the digit- and control-registers are maintained. Table 14. Testmode Register Summary D6 RSET_short D5 RSET_open D4 LED_global D3 LED_test D2 LED_open D1 LED_short D0 DISP_test al id D7 X Table 15. Testmode Register Bit Description (Address (HEX) = 0x0F)) Addr: 0x0F Address Bit Name Default Access D7:D0 D0 DISP_test 0 W Optical display test. (Testmode for external visual test.) 0: Normal operation; 1: Run display test (All digits are tested independently from scan limit & shutdown register.) D1 LED_short 0 W Starts a test for shorted LEDs. (Can be set together with D2) 0: Normal operation; 1: Activate testmode D2 LED_open 0 W Starts a test for open LEDs. (Can be set together with D1) 0: Normal operation; 1: Activate testmode D3 LED_test 0 R Indicates an ongoing open/short LED test 0: No ongoing LED test; 1: LED test in progress D4 LED_global 0 R Indicates that the last open/short LED test has detected an error 0: No error detected; 1: Error detected D5 RSET_open 0 R Checks if external resistor RSET is open 0: RSET correct; 1: RSET is open D6 RSET_short 0 R Checks if external resistor RSET is shorted 0: RSET correct; 1: RSET is shorted 0 - Not used am lc s on A te G nt st il lv Bit D7 LED Diagnostic Registers These eight registers contain the result of the LED open/short test for the individual LED of each digit. Table 16. LED Diagnostic Register Address DP D6 A D5 B D4 C ni DIG0 DIG1 DIG2 DIG3 D7 ca Segment Digit D3 D2 D E D1 F D0 G Register HEX Address 0x18 0x19 0x1A 0x1B Segment Digit D7 D6 D5 D4 D3 D2 D1 D0 DIG4 DIG5 DIG6 DIG7 DP A B C D E F G ch Register HEX Address 0x14 0x15 0x16 0x17 Note: If one or more short occures in the LED array, detection of individual LED fault could become ambiguous. Intensity Control Register (0x0A) Te The brightness of the display can be controlled by digital means using the Intensity Control Registers and by analog means using RSET (see Selecting RSET Resistor Value and Using External Drivers on page 19). The intensity can be controlled globally for all digits, or for each digit individually. The global intensity command will write intensity data to all four individual brightness registers, while the individual intensity command will only write to the associated individual intensity register. www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 16 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n Display brightness is controlled by an integrated pulse-width modulator which is controlled by the lower-nibble of the Intensity Control Register. The modulator scales the average segment-current in 16 steps from a maximum of 15/16 down to 1/16 of the peak current set by RSET. Table 17. Intensity Register Format 1/16 (min on) 2/16 3/16 4/16 5/16 6/16 7/16 8/16 0xX0 0xX1 0xX2 0xX3 0xX4 0xX5 0xX6 0xX7 MSB 0 0 0 0 0 0 0 0 Register Data D2 D1 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 LSB 0 1 0 1 0 1 0 1 Duty Cycle HEX Code 9/16 10/16 11/16 12/16 13/16 14/16 15/16 15/16 (max on) 0xX8 0xX9 0xXA 0xXB 0xXC 0xXD 0xXE 0xXF Table 18. Intensity Register Address 0x0A 0x10 0x11 0x12 0x13 Register Data D2 D1 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 LSB 0 1 0 1 0 1 0 1 Register Data am lc s on A te G nt st il Register HEX Address MSB 1 1 1 1 1 1 1 1 al id HEX Code lv Duty Cycle Type Global Digit Digit Digit Digit D7:D4 X Digit 1 Intensity Digit 3 Intensity Digit 5 Intensity Digit 7 Intensity D3:D0 Global Intensity Digit 0 Intensity Digit 2 Intensity Digit 4 Intensity Digit 6 Intensity Scan-Limit Register (0x0B) The Scan-Limit Register controls which of the digits are to be displayed. When all 8 digits are to be displayed, the update frequency is typically 700Hz. If the number of digits displayed is reduced, the update frequency is increased. The frequency can be calculated using 10 x fOSC/(N+2), where N is the number of digits. Note: To avoid differences in brightness this register should not be used to blank parts of the display (leading zeros). Table 19. Scan-Limit Register Format (Address (HEX) = 0x0B)) 0xX0 0xX1 0xX2 0xX3 Register Data D7:D3 D2 D1 D0 X 0 0 0 X 0 0 1 X 0 1 0 X 0 1 1 Scan Limit HEX Code Display digits 0:4 Display digits 0:5 Display digits 0:6 Display digits 0:7 0xX4 0xX5 0xX6 0xX7 Register Data D7:D3 D2 D1 D0 X 1 0 0 X 1 0 1 X 1 1 0 X 1 1 1 Te ch ni Display digit 0 only Display digits 0:1 Display digits 0:2 Display digits 0:3 HEX Code ca Scan Limit www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 17 - 25 AS1115 Datasheet - D e t a i l e d D e s c r i p t i o n Feature Register (0x0E) The Feature Register is used for enabling various features including switching the device into external clock mode, applying an external reset, selecting code-B or HEX decoding, enabling or disabling blinking, setting the blinking rate, and resetting the blink timing. Note: At power-up the Feature Register is initialized to 0. Table 20. Feature Register Summary D6 D5 D4 D3 D2 D1 blink_ start sync blink_ freq_sel blink_en NU decode_sel reg_res Table 21. Feature Register Bit Descriptions (Address (HEX) = 0xXE) clk_en D1 reg_res D2 decode_sel D3 NU D4 blink_en D5 blink_freq_sel D6 sync D7 blink_start lv D0 am lc s on A te G nt st il Bit Name Feature Register Enables and disables various device features. Default Access Bit Description External clock active. 0 R/W 0 = Internal oscillator is used for system clock. 1 = Pin CLK of the serial interface operates as system clock input. Resets all control registers except the Feature Register. 0 = Reset Disabled. Normal operation. 0 R/W 1 = All control registers are reset to default state (except the Feature Register) identically after power-up. Note: The Digit Registers maintain their data. Selects display decoding for the selected digits (Table 8 on page 13). 0 = Enable Code-B decoding (see Table 9 on page 14). 0 R/W 1 = Enable HEX decoding (see Table 10 on page 14). Not used Enables blinking. 0 R/W 0 = Disable blinking. 1 = Enable blinking. Sets blink with low frequency (with the internal oscillator enabled): 0 = Blink period typically is 1 second (0.5s on, 0.5s off). 0 R/W 1 = Blink period is 2 seconds (1s on, 1s off). Synchronizes blinking on the rising edge of pin LD/CS. The multiplex and blink timing counter is cleared on the rising edge of pin LD/CS. By setting this bit in multiple devices, 0 R/W the blink timing can be synchronized across all the devices. Start Blinking with display enabled phase. When bit D4 (blink_en) is set, bit D7 determines how blinking starts. 0 R/W 0 = Blinking starts with the display turned off. 1 = Blinking starts with the display turned on. Te ch ni Bit clk_en ca Addr: 0xXE D0 al id D7 www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 18 - 25 AS1115 Datasheet - Ty p i c a l A p p l i c a t i o n 9 Typical Application Selecting RSET Resistor Value and Using External Drivers Brightness of the display segments is controlled via RSET. The current that flows into ISET defines the current that flows through the LEDs. al id Segment current is about 200 times the current in ISET. Typical values for RSET for different segment currents, operating voltages, and LED voltage drop (VLED) are given in Table 22 & Table 23. The maximum current the AS1115 can drive is 47mA. If higher currents are needed, external drivers must be used, in which case it is no longer necessary that the devices drive high currents. Note: The display brightness can also be logically controlled (see Intensity Control Register (0x0A) on page 16). Table 22. RSET vs. Segment Current and LED Forward Voltage, VDD = 2.7V & 3.3V & 3.6V VLED VLED VLED 2.0V 2.5V 1.5V 2.0V 5kΩ 6.9kΩ 10.7kΩ 22.2kΩ 4.4kΩ 5.9kΩ 9.6kΩ 20.7kΩ 6.7kΩ 9.1kΩ 13.9kΩ 28.8kΩ 6.4kΩ 8.8kΩ 13.3kΩ 27.7kΩ 5.7kΩ 8.1kΩ 12.6kΩ 26kΩ 7.5kΩ 10.18kΩ 15.6kΩ 31.9kΩ 7.2kΩ 9.8kΩ 15kΩ 31kΩ 2.5V 3.0V lv 1.5V VDD = 3.6V 2.0V VDD = 3.3V 1.5V 6.6kΩ 9.2kΩ 14.3kΩ 29.5kΩ am lc s on A te G nt st il 40 30 20 10 VDD = 2.7V ISEG (mA) 5.5kΩ 7.5kΩ 13kΩ 27.3kΩ Table 23. RSET vs. Segment Current and LED Forward Voltage, VDD = 4.0V & 5.0V VLED VLED 2.0V 2.5V 3.0V 3.5V 1.5V 2.0V 2.5V 3.0V 3.5V 4.0V 40 30 20 10 8.6kΩ 11.6kΩ 17.7kΩ 36.89kΩ 8.3kΩ 11.2kΩ 17.3kΩ 35.7kΩ 7.9kΩ 10.8kΩ 16.6kΩ 34.5kΩ 7.6kΩ 9.9kΩ 15.6kΩ 32.5kΩ 5.2kΩ 7.8kΩ 13.6kΩ 29.1kΩ 11.35kΩ 15.4kΩ 23.6kΩ 48.9kΩ 11.12kΩ 15.1kΩ 23.1kΩ 47.8kΩ 10.84kΩ 14.7kΩ 22.6kΩ 46.9kΩ 10.49kΩ 14.4kΩ 22kΩ 45.4kΩ 10.2kΩ 13.6kΩ 21.1kΩ 43.8kΩ 9.9kΩ 13.1kΩ 20.2kΩ 42kΩ VDD = 5.0V 1.5V VDD = 4.0V ISEG (mA) Calculating Power Dissipation The upper limit for power dissipation (PD) for the AS1115 is determined from the following equation: PD = (VDD x 5mA) + (VDD - VLED)(DUTY x ISEG x N) Where: (EQ 1) ni Dissipation Example: ca VDD is the supply voltage. DUTY is the duty cycle set by intensity register (page 17). N is the number of segments driven (worst case is 8) VLED is the LED forward voltage ISEG = segment current set by RSET (EQ 2) PD = 5V(5mA) + (5V - 2.2V)(15/16 x 40mA x 8) = 0.865W (EQ 3) ch ISEG = 40mA, N = 8, DUTY = 15/16, VLED = 2.2V at 40mA, VDD = 5V Thus, for a TQFN(4x4)-24 package ΘJA = +30.5°C/W, the maximum allowed TAMB is given by: (EQ 4) Te TJ,MAX = TAMB + PD x ΘJA = 150°C = T AMB + 0.865W x 30.5°C/W In this example the maximum ambient temperature must stay below 123.61°C. www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 19 - 25 AS1115 Datasheet - Ty p i c a l A p p l i c a t i o n 8x8 Dot Matrix Mode The application example in Figure 27 shows the AS1115 in the 8x8 LED dot matrix mode. The LED columns have common cathodes and are connected to the DIG0:7 outputs. The rows are connected to the segment drivers. Each of the 64 LEDs can be addressed separately. The columns are selected via the digits as listed in Table 6 on page 12. al id The Decode Enable Register (see page 13) must be set to ‘00000000’ as described in Table 8 on page 13. Single LEDs in a column can be addressed as described in Table 11 on page 15, where bit D0 corresponds to segment G and bit D7 corresponds to segment DP. Figure 27. Application Example as LED Dot Matrix Driver VDD 2.7 to 5V DIG0 to DIG7 ISET SDA SDA µP IRQ SCL am lc s on A te G nt st il SCL AS1115 SEG A to G SEP DP Diode Arrangement lv 9.53kΩ IRQ GND Keyscan The key readback of the AS1115 can be used either for push buttons as well as switches. If only a single key is pressed (shorted) at a time no additional diodes are required. If a detection of multiple simultaneous keystrokes is required diodes within the keypath, as shown in Figure 28, are required. Pressing multiple keys without the diodes would result in ambiguous results. Since KEYA and KEYB have independent inputs only keys on the same path are affected. Figure 28. Keyscan Configuration KEYA KEYB ch ni IRQ SEGB ca SEGA SEGC SEGD SEG E SEGF SEGG SEGDP Diodes are optional and only required if multiple keystrokes must be detected simultaneously. If I²C Self-Addressing is used these two keys cannot be used for readback and must be either hard wired opened or shorted. A short writes a logical “0” whereas an open writes a logical “1” as address bit. Note: If the blink_en bit (bit D4 in the Feature Register 0x0E) is set to ‘1’, the keyscan is not returning a valid value. Te Supply Bypassing and Wiring In order to achieve optimal performance the AS1115 should be placed very close to the LED display to minimize effects of electromagnetic interference and wiring inductance. Furthermore, it is recommended to connect a 10µF and a 0.1µF ceramic capacitor between pins VDD and GND to avoid power supply ripple (see Figure 27). www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 20 - 25 AS1115 Datasheet - P a c k a g e D r a w i n g s a n d M a r k i n g s 10 Package Drawings and Markings am lc s on A te G nt st il lv al id Figure 29. QSOP-24 Marking Figure 30. TQFN(4x4)-24 Marking Table 24. Packaging Code YY WW manufacturing week R/X ZZ plant identifier free choice / traceability code Te ch ni ca last two digits of the current year www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 21 - 25 AS1115 Datasheet - P a c k a g e D r a w i n g s a n d M a r k i n g s Te ch ni ca am lc s on A te G nt st il lv al id Figure 31. QSOP-24 Package www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 22 - 25 AS1115 Datasheet - P a c k a g e D r a w i n g s a n d M a r k i n g s Te ch ni ca am lc s on A te G nt st il lv al id Figure 32. TQFN(4x4)-24 Package www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 23 - 25 AS1115 Datasheet - O r d e r i n g I n f o r m a t i o n 11 Ordering Information The devices are available as the standard products shown in Table 25. Table 25. Ordering Information Description 64 LEDs, I²C Interfaced LED Driver with Keyscan Delivery Form Tape and Reel Tape and Reel Note: All products are RoHS compliant and austriamicrosystems green. Buy our products or get free samples online at ICdirect: http://www.austriamicrosystems.com/ICdirect Technical Support is found at http://www.austriamicrosystems.com/Technical-Support Te ch ni ca am lc s on A te G nt st il For further information and requests, please contact us mailto:[email protected] or find your local distributor at http://www.austriamicrosystems.com/distributor Package QSOP-24 TQFN(4x4)-24 al id Marking AS1115 AS1115 lv Ordering Code AS1115-BSST AS1115-BQFT www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 24 - 25 AS1115 Datasheet Copyrights Copyright © 1997-2012, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. All products and companies mentioned are trademarks or registered trademarks of their respective companies. al id Disclaimer lv Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location. ca am lc s on A te G nt st il The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services. Headquarters ni Contact Information ch austriamicrosystems AG Tobelbaderstrasse 30 A-8141 Unterpremstaetten, Austria Te Tel: +43 (0) 3136 500 0 Fax: +43 (0) 3136 525 01 For Sales Offices, Distributors and Representatives, please visit: http://www.austriamicrosystems.com/contact www.austriamicrosystems.com/LED-Driver-ICs/AS1115 Revision 1.08 25 - 25