ATMEL AT17N002-10TQC Fpga configuration memory Datasheet

Features
• EE Programmable 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-, 2,097,152 x 1-, and
•
•
•
•
•
•
•
•
4,194,304 x 1-bit Serial Memories Designed to Store Configuration Programs for Field
Programmable Gate Arrays (FPGAs)
Available as a 3.3V (±10%) Commercial and Industrial Version
Simple Interface to SRAM FPGAs
Pin Compatible with Xilinx® XC17SXXXA and XC17SXXXXL PROMs
Compatible with Xilinx Spartan®-II, Spartan-IIE and Spartan XL FPGAs in Master Serial
Mode
Very Low-power CMOS EEPROM Process
Available in 6 mm x 6 mm x 1 mm 8-lead LAP (Pin-compatible with 8-lead SOIC/VOIC
Packages), 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and 44-lead TQFP Packages for a
Specific Density
Low-power Standby Mode
High-reliability
– Endurance: Minimum 10 Write Cycles
– Data Retention: 20 Years at 85°C
Description
The AT17N series FPGA Configuration EEPROM (Configurators) provide an easy-touse, cost-effective configuration memory for Field Programmable Gate Arrays. The
AT17N series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20-lead
SOIC and 44-lead TQFP, see Table 1. The AT17N series Configurators uses a simple
serial-access procedure to configure one or more FPGA devices.
The AT17N series configurators can be programmed with industry-standard programmers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable and
factory programming.
Table 1. AT17N Series Packages
AT17N256
AT17N512/
AT17N010
AT17N002
AT17N040
8-lead LAP
–
Yes
Yes
–
8-lead PDIP
Yes
Yes
–
–
8-lead SOIC
Yes
Use 8-lead LAP(1)
Use 8-lead LAP(1)
–
20-lead SOIC
Yes
Yes
Yes
–
44-lead TQFP
–
–
Yes
Yes
Package
Note:
FPGA
Configuration
Memory
AT17N256
AT17N512
AT17N010
AT17N002
AT17N040
3.3V
System Support
1. The 8-lead LAP package has the same footprint as the 8-lead SOIC. Since an 8lead SOIC package is not available for the AT17N512/010/002 devices, it is possible to use an 8-lead LAP package instead.
Rev. 3020A–CNFG–05/03
1
Pin Configuration
8-lead LAP
DATA
CLK
RESET/OE
CE
1
2
3
4
8
7
6
5
VCC
VCC (SER_EN)
DC
GND
8-lead SOIC
DATA
CLK
RESET/OE
CE
1
2
3
4
8
7
6
5
VCC
VCC (SER_EN)
DC
GND
8-lead PDIP
DATA
CLK
RESET/OE
CE
8
7
6
5
1
2
3
4
VCC
VCC (SER_EN)
DC
GND
20-lead SOIC
DATA
NC
CLK
NC
NC
NC
NC
RESET/OE
NC
CE
2
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
VCC
NC
VCC (SER_EN)
NC
NC
NC
NC
DC
NC
GND
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
44
43
42
41
40
39
38
37
36
35
34
NC
CLK
NC
NC
DATA
NC
VCC
NC
NC
VCC (SER_EN)
NC
44 TQFP
33
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
11
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
DC
NC
RESET/OE
NC
CE
NC
NC
GND
NC
NC
DC
NC
12
13
14
15
16
17
18
19
20
21
22
NC
NC
NC
NC
NC
NC
DC
NC
NC
NC
NC
3
3020A–CNFG–04/10/03
Block Diagram
SER_EN
POWER ON
RESET
Device Description
The control signals for the configuration EEPROM (CE, RESET/OE and CCLK) interface directly with the FPGA device control signals. All FPGA devices can control the
entire configuration process and retrieve data from the configuration EEPROM without
requiring an external intelligent controller.
The configuration EEPROM RESET/OE and CE pins control the tri-state buffer on the
DATA output pin and enable the address counter. When RESET/OE is driven High, the
configuration EEPROM resets its address counter and tri-states its DATA pin. The CE
pin also controls the output of the AT17N series configurator. If CE is held High after the
RESET/OE reset pulse, the counter is disabled and the DATA output pin is tri-stated.
When OE is subsequently driven Low, the counter and the DATA output pin are
enabled. When RESET/OE is driven High again, the address counter is reset and the
DATA output pin is tri-stated, regardless of the state of CE. Upon power-up, the address
counter is automatically reset.
4
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
Pin Description
AT17N512/
AT17N010
AT17N256
AT17N002
AT17N040
Name
I/O
8
DIP/
SOIC
DATA
I/O
1
1
1
1
1
1
40
40
CLK
I
2
3
2
3
2
3
43
43
RESET/OE
I
3
8
3
8
3
8
13
13
CE
I
4
10
4
10
4
10
15
15
5
11
5
11
5
11
18
18
GND
20
SOIC
8
DIP/
LAP
20
SOIC
8
LAP
20
SOIC
44
TQFP
44
TQFP
DC
O
6
13
6
13
6
13
21
21
DC
O
–
–
–
–
–
–
23
23
VCC(SER_EN)
I
7
18
7
18
7
18
35
35
8
20
8
20
8
20
38
38
VCC
DATA
Three-state DATA output for configuration. Open-collector bi-directional pin for
programming.
CLK
Clock input. Used to increment the internal address and bit counter for reading and
programming.
RESET/OE
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low
level on RESET/OE resets both the address and bit counters. A High level (with CE
Low) enables the data output driver. The logic polarity of this input is programmable as
either RESET/OE or RESET/OE. For most applications, RESET should be programmed
active Low. This document describes the pin as RESET/OE.
CE
Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the
address counter and enables the data output driver. A High level on CE disables both
the address and bit counters and forces the device into a low-power standby mode.
Note that this pin will not enable/disable the device in the Two-Wire Serial Programming
mode (SER_EN Low).
GND
Ground pin. A 0.2 µF decoupling capacitor between VCC and GND is recommended.
VCC(SER_EN)
Serial enable must be held High during FPGA loading operations. Bringing SER_EN
Low enables the Two-Wire Serial Programming Mode. For non-ISP applications,
SER_EN should be tied to VCC.
VCC
3.3V (±10%) Commercial and Industrial power supply pin.
NC
NC pins are No Connect pins, which are not internally bonded out to the die.
DC
DC pins are No Connect pins internally connected to the die. It is not recommended to
connect these pins to any external signal.
5
3020A–CNFG–04/10/03
FPGA Master Serial
Mode Summary
The I/O and logic functions of any SRAM-based FPGA are established by a configuration program. The program is loaded either automatically upon power-up, or on
command, depending on the state of the FPGA mode pins. In Master mode, the FPGA
automatically loads the configuration program from an external memory. The AT17N
Serial Configuration EEPROM has been designed for compatibility with the Master
Serial mode.
This document discusses the master serial mode configuration of Atmel AT17N series
configuration memories, pin compatible with Spartan-II, Spartan-IIE and Spartan XL
OTP PROMs.
Control of
Configuration
Most connections between the FPGA device and the AT17N Serial EEPROM are simple
and self-explanatory.
•
The DATA output of the AT17N series configurator drives DIN of the FPGA devices.
•
The master FPGA CCLK output drives the CLK input of the AT17N series
configurator.
•
SER_EN must be connected to VCC (except during ISP).
•
The CE and OE/Reset are driven by the FPGA to enable output data buffer of the
EEPROM.
Programming Mode
The programming mode is entered by bringing SER_EN Low. In this mode the chip can
be programmed by the Two-Wire serial bus. The programming is done at VCC supply
only. Programming super voltages are generated inside the chip.
Standby Mode
The AT17N series configurators enter a low-power standby mode whenever CE is
asserted High. In this mode, the AT17N256 configurator consumes less than 50 µA of
current at 3.3V (100 µA for the AT17N512/010 and 200 µA for the AT17N002/040).
6
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
Absolute Maximum Ratings*
Operating Temperature.................................... -40°C to +85°C
Storage Temperature ..................................... -65 °C to +150°C
Voltage on Any Pin
with Respect to Ground ..............................-0.1V to VCC +0.5V
Supply Voltage (VCC) .......................................... 3.0V to +3.6V
*NOTICE:
Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended
periods of time may affect device reliability.
Maximum Soldering Temp. (10 sec. @ 1/16 in.).............260°C
ESD (RZAP = 1.5K, CZAP = 100 pF)................................. 2000V
Operating Conditions
3.3V
Symbol
Description
Min
Max
Units
Commercial
Supply voltage relative to GND
-0°C to +70°C
3.0
3.6
V
Industrial
Supply voltage relative to GND
-40°C to +85°C
3.0
3.6
V
VCC
7
3020A–CNFG–04/10/03
DC Characteristics
VCC = 3.3V ± 10%
AT17N512/
AT17N010
AT17N256
AT17N002/
AT17N040
Symbol
Description
Min
Max
Min
Max
Min
Max
Units
VIH
High-level Input Voltage
2.0
VCC
2.0
VCC
2.0
VCC
V
VIL
Low-level Input Voltage
0
0.8
0
0.8
0
0.8
V
VOH
High-level Output Voltage
(IOH = -2.5 mA)
VOL
Low-level Output Voltage
(IOL = +3 mA)
VOH
High-level Output Voltage
(IOH = -2 mA)
VOL
Low-level Output Voltage
(IOL = +3 mA)
ICCA
Supply Current, Active Mode
IL
Input or Output Leakage Current
(VIN = VCC or GND)
ICCS
Supply Current, Standby Mode
2.4
2.4
2.4
0.4
Commercial
0.4
2.4
2.4
Industrial
-10
V
0.4
2.4
V
V
0.4
0.4
0.4
V
5
5
5
mA
10
µA
10
-10
10
-10
Commercial
50
100
150
µA
Industrial
100
100
150
µA
AC Characteristics
VCC = 3.3V ± 10%
AT17N256
Commercial
Description
TOE(1)
OE to Data Delay
50
55
(1)
CE to Data Delay
60
CLK to Data Delay
75
TCAC
(1)
Max
Industrial
Symbol
TCE
Min
AT17N512/010/002/040
Max
Max
Units
50
55
ns
60
55
60
ns
80
55
60
ns
Max
TDF(2)
CE or OE to Data Float Delay
TLC
CLK Low Time
25
25
25
25
ns
THC
CLK High Time
25
25
25
25
ns
TSCE
CE Setup Time to CLK
(to guarantee proper counting)
35
60
30
35
ns
THCE
CE Hold Time from CLK
(to guarantee proper counting)
0
0
0
0
ns
THOE
OE High Time (guarantees counter is reset)
25
25
25
25
ns
FMAX
Maximum Clock Frequency
55
10
0
Min
Data Hold from CE, OE, or CLK
8
0
Min
Industrial
TOH
Notes:
0
Min
Commercial
55
10
0
50
15
ns
50
10
ns
MHz
1. AC test lead = 50 pF.
2. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
AC Characteristics
CE
TSCE
TSCE
THCE
RESET/OE
TLC
THOE
THC
CLK
TOE
TCE
TCAC
TOH
TDF
DATA
TOH
9
3020A–CNFG–04/10/03
Thermal Resistance Coefficients(1)
AT17N256
AT17N512/
AT17N010
AT17N002
AT17N040
θJC [°C/W]
–
45
45
–
θJA
[°C/W](2)
–
135.71
159.60
–
Plastic Dual Inline Package
(PDIP)
θJC [°C/W]
37
37
–
–
θJA
[°C/W](2)
107
107
–
–
Plastic Gull Wing Small Outline
(SOIC)
θJC [°C/W]
45
–
–
–
θJA
[°C/W](2)
150
–
–
–
Plastic Gull Wing Small Outline
(SOIC)
θJC [°C/W]
–
θJA
[°C/W](2)
–
Thin Plastic Quad Flat
Package (TQFP)
θJC [°C/W]
–
–
17
17
θJA
[°C/W](2)
–
–
62
62
Package Type
8CN4
8P3
8S1
20S2
44A
Notes:
10
Leadless Array Package (LAP)
1. For more information refer to the “Thermal Characteristics of Atmel’s Packages”, available on the Atmel web site.
2. Airflow = 0 ft/min.
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
Figure 1. Ordering Code
AT17N256-10PC
Voltage
+-
3.3V 10%
Size (Bits)
Package
Temperature
256 = 256K
C
= 8CN4
C = Commercial
512 = 512K
P
= 8P3
I = Industrial
010 = 1M
N
= 8S1
002 = 2M
S
= 20S2
040 = 4M
TQ = 44A
Package Type
8CN4
8-lead, 6 mm x 6 mm x 1 mm, Leadless Array Package (LAP) – Pin-compatible with 8-lead SOIC/VOID Packages
8P3
8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1
8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
20S2
20-lead, 0.300" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
44A
44-lead, Thin (1.0 mm) Plastic Quad Flat Package Carrier (TQFP)
11
3020A–CNFG–04/10/03
Ordering Information
Memory Size
Ordering Code
Package
Operation Range
256-Kbit
AT17N256-10PC
AT17N256-10NC
AT17N256-10SC
8P3
8S1
20S2
Commercial
(0°C to 70°C)
AT17N256-10PI
AT17N256-10NI
AT17N256-10SI
8P3
8S1
20S2
Industrial
(-40°C to 85°C)
AT17N512-10CC
AT17N512-10PC
AT17N512-10SC
8CN4
8P3
20S2
Commercial
(0°C to 70°C)
AT17N512-10CI
AT17N512-10PI
AT17N512-10SI
8CN4
8P3
20S2
Industrial
(-40°C to 85°C)
AT17N010-10CC
AT17N010-10PC
AT17N010-10SC
8CN4
8P3
20S2
Commercial
(0°C to 70°C)
AT17N010-10CI
AT17N010-10PI
AT17N010-10SI
8CN4
8P3
20S2
Industrial
(-40°C to 85°C)
AT17N002-10CC
AT17N002-10SC
AT17N002-10TQC
8CN4
20S2
44A
Commercial
(0°C to 70°C)
AT17N002-10CI
AT17N002-10SI
AT17N002-10TQI
8CN4
20S2
44A
Industrial
(-40°C to 85°C)
AT17N040-10TQC
44A
Commercial
(0°C to 70°C)
AT17N040-10TQI
44A
Industrial
(-40°C to 85°C)
512-Kbit
1-Mbit
2-Mbit
4-Mbit
12
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
Packaging Information
8CN4 – LAP
Marked Pin1 Indentifier
E
A
A1
D
Top View
Side View
Pin1 Corner
L1
0.10 mm
TYP
8
1
e
7
COMMON DIMENSIONS
(Unit of Measure = mm)
2
3
6
b
5
4
e1
L
Bottom View
SYMBOL
MIN
NOM
MAX
A
0.94
1.04
1.14
A1
0.30
0.34
0.38
b
0.45
0.50
0.55
D
5.89
5.99
6.09
E
4.89
5.99
6.09
e
1.27 BSC
e1
1.10 REF
NOTE
1
L
0.95
1.00
1.05
1
L1
1.25
1.30
1.35
1
Note: 1. Metal Pad Dimensions.
11/14/01
R
2325 Orchard Parkway
San Jose, CA 95131
TITLE
8CN4, 8-lead (6 x 6 x 1.04 mm Body), Lead Pitch 1.27 mm,
Leadless Array Package (LAP)
DRAWING NO.
8CN4
REV.
A
13
3020A–CNFG–04/10/03
8P3 – PDIP
E
1
E1
N
Top View
c
eA
End View
COMMON DIMENSIONS
(Unit of Measure = inches)
D
e
D1
A2 A
MIN
NOM
A2
0.115
0.130
0.195
b
0.014
0.018
0.022
5
b2
0.045
0.060
0.070
6
b3
0.030
0.039
0.045
6
c
0.008
0.010
0.014
D
0.355
0.365
0.400
D1
0.005
E
0.300
0.310
0.325
4
E1
0.240
0.250
0.280
3
SYMBOL
A
b2
L
b3
b
4 PLCS
Side View
Notes:
0.210
0.100 BSC
eA
0.300 BSC
0.115
NOTE
2
3
3
e
L
MAX
0.130
4
0.150
2
1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information.
2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
4. E and eA measured with the leads constrained to be perpendicular to datum.
5. Pointed or rounded lead tips are preferred to ease insertion.
6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).
01/09/02
R
14
2325 Orchard Parkway
San Jose, CA 95131
TITLE
8P3, 8-lead, 0.300" Wide Body, Plastic Dual
In-line Package (PDIP)
DRAWING NO.
REV.
8P3
B
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
8S1 – SOIC
3
2
1
H
N
Top View
e
B
A
D
COMMON DIMENSIONS
(Unit of Measure = mm)
Side View
A2
C
L
SYMBOL
MIN
NOM
MAX
A
–
–
1.75
B
–
–
0.51
C
–
–
0.25
D
–
–
5.00
E
–
–
4.00
e
E
End View
NOTE
1.27 BSC
H
–
–
6.20
L
–
–
1.27
Note: This drawing is for general information only. Refer to JEDEC Drawing MS-012 for proper dimensions, tolerances, datums, etc.
10/10/01
R
2325 Orchard Parkway
San Jose, CA 95131
TITLE
8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing
Small Outline (JEDEC SOIC)
DRAWING NO.
REV.
8S1
A
15
3020A–CNFG–04/10/03
20S2 – SOIC
C
1
L
E H
N
A1
Top View
End View
COMMON DIMENSIONS
(Unit of Measure = inches)
e
SYMBOL
b
A
D
Side View
MIN
NOM
MAX
NOTE
A
0.0926
0.1043
A1
0.0040
0.0118
b
0.0130
0.0200
C
0.0091
0.0125
D
0.4961
0.5118
1
E
0.2914
0.2992
2
H
0.3940
0.4190
L
0.0160
0.050
e
4
3
0.050 BSC
Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-013, Variation AC for additional information.
2. Dimension "D" does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed
0.15 mm (0.006") per side.
3. Dimension "E" does not include inter-lead Flash or protrusion. Inter-lead Flash and protrusions shall not exceed 0.25 mm
(0.010") per side.
4. "L" is the length of the terminal for soldering to a substrate.
5. The lead width "b", as measured 0.36 mm (0.014") or greater above the seating plane, shall not exceed a maximum value of 0.61 mm
1/9/02
(0.024") per side.
R
16
2325 Orchard Parkway
San Jose, CA 95131
TITLE
20S2, 20-lead, 0.300" Wide Body, Plastic Gull
Wing Small Outline Package (SOIC)
DRAWING NO.
20S2
REV.
A
AT17N256/512/010/002/040
3020A–CNFG–04/10/03
AT17N256/512/010/002/040
44A – TQFP
PIN 1
B
PIN 1 IDENTIFIER
E1
e
E
D1
D
C
0˚~7˚
A1
A2
A
L
COMMON DIMENSIONS
(Unit of Measure = mm)
Notes:
1. This package conforms to JEDEC reference MS-026, Variation ACB.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable
protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum
plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10 mm maximum.
SYMBOL
MIN
NOM
MAX
A
–
–
1.20
A1
0.05
–
0.15
A2
0.95
1.00
1.05
D
11.75
12.00
12.25
D1
9.90
10.00
10.10
E
11.75
12.00
12.25
E1
9.90
10.00
10.10
B
0.30
–
0.45
C
0.09
–
0.20
L
0.45
–
0.75
e
NOTE
Note 2
Note 2
0.80 TYP
10/5/2001
R
2325 Orchard Parkway
San Jose, CA 95131
TITLE
44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)
DRAWING NO.
REV.
44A
B
17
3020A–CNFG–04/10/03
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Regional Headquarters
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Atmel Operations
Memory
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Atmel Programmable SLI Hotline
e-mail
(408) 436-4119
[email protected]
Atmel Programmable SLI e-mail
Web Site
[email protected]
http://www.atmel.com
FAQ
Available on web site
Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard
warranty which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any
errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and
does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are
granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use
as critical components in life support devices or systems.
© Atmel Corporation 2003. All rights reserved. Atmel ® and combinations thereof is the registered trademark
of Atmel.
FLEX ™ is the trademark of Altera Corporation; ORCA™ is the trademark of Lattice Semiconductors;
SPARTAN ® and Virtex ® are the registered trademarks of Xilinx, Inc.; XC3000 ™, XC4000 ™ and XC5200 ™ are
the trademarks of Xilinx, Inc.; APEX ™ is the trademark of MIPS Technologies; Other terms and product names
may be the trademarks of others.
Printed on recycled paper.
3020A–CNFG–04/10/03
xM
Similar pages