Maxim DG508A Monolithic cmos analog multiplexer Datasheet

19-0028; Rev 3; 9/01
Monolithic CMOS Analog Multiplexers
Maxim’s DG508A and DG509A are monolithic CMOS
analog multiplexers (muxes): the DG508A is a single
8-channel (1-of-8) mux, and the DG509A is a differential
4-channel (2-of-8) mux.
Both devices guarantee break-before-make switching.
Maxim guarantees these muxes will not latch up if the
power supplies are turned off with the input signals still
present. Maxim also guarantees continuous operation
when these devices are powered by supplies ranging
from ±4.5V to ±18V.
The DG508A/DG509A are plug-in upgrades for the industry-standard DG08A/DG509A, respectively. Maxim’s parts
have lower on-resistance, faster enable switching times,
and significantly lower leakage currents. The DG508A/
DG509A also consume significantly lower power, making
them ideal for portable equipment.
Applications
Features
♦ Improved Second Source
♦ Operate from ±4.5V to ±18V Supplies
♦ Symmetrical, Bidirectional Operation
♦ Logic and Enable Inputs, TTL and
CMOS Compatible
♦ Latchup-Proof Construction
♦ Monolithic, Low-Power CMOS Design
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
DG508ACJ
0°C to +70°C
16 Plastic DIP
DG508ACWE
0°C to +70°C
16 Wide SO
DG508AC/D
0°C to +70°C
Dice*
DG508ABK
-20°C to +85°C
16 CERDIP
DG508ADJ
-40°C to +85°C
16 Plastic DIP
DG508ADY
-40°C to +85°C
16 Narrow SO
Control Systems
DG508AEGE
-40°C to +85°C
16 QFN
Data Logging Systems
DG508AEWE
-40°C to +85°C
16 Wide SO
Aircraft Heads-Up Displays
DG508AAK
-55°C to +125°C
16 CERDIP
Ordering Information continued at end of data sheet.
*Contact factory for dice specifications.
Data-Acquisition Systems
Signal Routing
Pin Configurations
Typical Operating Circuits
TOP VIEW
-15V
V+ GND
VS1
S2
S3
DG508A
S4
D
S5
S6
S7
S8 A0 A1 A2 EN
ANALOG
INPUT
(OUTPUTS)
+15V
V+
CLOCK
IN
N.C.
BIN
-15V
A0 1
16 A1
EN 2
15 A2
V- 3
S1 4
ANALOG
OUTPUT
(INPUTS)
14 GND
DG508A
13 V+
S2 5
12 S5
S3 6
11 S6
S4 7
10 S7
D 8
9
S8
QB
QC
QD
AIN
Q
r01 r02 GND A
N.C.
A0 1
16 A1
EN 2
15 GND
S1A 4
+15V
ENABLE IN (MUX ON/OFF CONTROL)
8-CHANNEL SEQUENTIAL MUX/DEMUX
Typical Operating Circuits continued at end of data sheet.
14 V+
V- 3
DG509A
13 S1B
S2A 5
12 S2B
S3A 6
11 S3B
S4A 7
10 S4B
9
DA 8
DB
DIP/SO
Pin Configurations continued at end of data sheet.
________________________________________________________________ Maxim Integrated Products
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
1
DG508A/DG509A
General Description
DG508A/DG509A
Monolithic CMOS Analog Multiplexers
ABSOLUTE MAXIMUM RATINGS
Voltage Referenced to VV+ ....................................................................................+44V
GND ................................................................................ +25V
Digital Inputs, VS and VD (Note 1)..................-2V to (V+ + 2V)
or 20mA, whichever occurs first
Current (any terminal, except S or D) .................................30mA
Continuous Current, S or D .................................................20mA
Peak Current, S or D (pulsed at 1ms, 10% duty cycle max) ..40mA
Continuous Power Dissipation (TA = +70°C)
Plastic DIP (derate 10.53mW/°C above +70°C) ..........842mW
QFN (derate 19.2mW/°C above +70°C) ....................1538mW
Narrow SO (derate 8.70mWI°C above +70°C) ............696mW
Wide SO (derate 9.52mW/°C above +70°C)................762mW
CERDIP (derate 10.00mW/°C above +70°C) ...............800mW
Operating Temperature Ranges:
DG50_ACJ/CWE/CGE ........................................0°C to +70°C
DG50_ABK ......................................................-20°C to +85°C
DGS0_ADJ/DY/EWE/EGE ................................-40°C to +85°C
DG50_AAK ....................................................-55°C to +125°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Note 1: Signals on S_, D_, or IN_ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current
ratings
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(V+ = 15V, V- = -15V, GND = OV, TA = +25°C, unless otherwise noted.)
PARAMETER
SYMBOL
DG508AA
DG508AD/E/B/C
DG509AA
DG509AD/E/B/C
MIN TYP
MAX MIN TYP
MAX
CONDITIONS
UNITS
SWITCH
Analog Signal Range
Drain-Source OnResistance
Greatest Change in
Drain-Source OnResistance
Between Channels
Source OffLeakage Current
Drain Off- DG508A
Leakage
Current
DG509A
Drain OnLeakage
Current
2
VANALOG
RDS(ON)
∆RDS(ON)
Sequence each
switch on,
VAL = 0.8V,
VAH = 2.4V
(Note 4)
VD = 10V,
IS = -200µA
170
VD = 10V,
IS = -200µA
130
RDS(ON)
-15
300
+15
170
V
350
Ω
R
max − RDS(ON) min 
∆RDS(ON) = DS(ON)
,

+15

300
130
6
350
6
%
-10V ≥ VS ≥ 10V
IS(OFF)
ID(OFF)
DG508A
ID(ON)
DG509A
-15
VEN = 0V
VEN = 0V
VS = 10V, VD = -10V
VS = -10V, VD = 10V
VD = 10V, VS = -10V
VD = 10V, VS = -10V
VD = 10V, VS = -10V
VD = -10V, VS = 10V
Sequence each VS(all) = VD = 10V
switch on,
VS(all) = VD = -10V
VAL = 0.8V
VS(all) = VD = 10V
VAH = 2.4V
(Note 2)
VS(all) = VD = -10V
0.002
-0.5
-2
-2
-2
2
0.015
2
-5
2
-5
-0.03
-0.015
0.002
-1
0.01
-0.015
0.005
-0.008
0.007
-2
0.5
-0.005
-5
2
0.01
-0.015
0.005
-0.008
5
0.015
5
5
nA
nA
-0.03
0.007
-5
1
-0.005
-0.015
_______________________________________________________________________________________
5
nA
Monolithic CMOS Analog Multiplexers
DG508A/DG509A
ELECTRICAL CHARACTERISTICS (continued)
(V+ = 15V, V- = -15V, GND = OV, TA = +25°C, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
DG508AA
DG509AA
MIN TYP
MAX
DG508AD/E/B/C
DG509AD/E/B/C
MIN TYP
MAX
UNITS
LOGIC INPUT
VA = 24V
-10
-0.002
10
-0.002
Logic Input Current, Input
Voltage High
IAH
Logic Input Current, Input
Voltage Low
IAL
All VA =
0V
ttransition
Figure 1
0.6
tOPEN
Figure 3
0.2
Enable Turn-On Time
tON(EN)
Figure 2
0.4
1.0
0.4
1.5
µs
Enable Turn-Off Time
tOFF(EN)
Figure 2
0.2
0.7
0.2
1.0
µs
VEN = 0V, RL = 1kΩ, CL = l5pF,
VS = 7VRMS f = 500kHz (Note 3)
68
DYNAMIC
Multiplexer Switching Time
Break-Before-Make
Interval
Off-Isolation
OIRR
Source Off-Capacitance
IDG508A
Drain OffCapacitance DGS09A
SUPPLY
Positive Supply Current
CS(OFF)
CD(OFF)
VA = 15V
0.006
10
0.006
VEN = 2.4V
-10
-0.002
10
-0.002
VEN = 0V
-10
-0.002
-10
-0.002
VS = 0V, VEN = 0V, f = 140kHz
VS = 0V, VEN = 0V, f = 140kHz
I+
VEN = 2.4V, all VA = 0V or 2.4V
Negative Supply Current
I-
VEN = 2.4V, all VA = 0V or 2.4V
Positive Supply Current in
Standby
I+
VEN = 0V, all VA = 0V or 2.4V
Negative Supply Current
in Standby
I-
VEN = 0V, all VA = 0V or 2.4V
-0.1
Power-Supply Range for
Continuous Operation
V-, V+
(Notes 4, 5)
±4.5
0.6
12
12
0.02
-0.1
0.2
-0.01
±18.0
±4.5
pF
0.2
-0.01
0.02
-0.1
µs
pF
5
0.2
µs
dB
25
0.02
1. 0
68
5
-0.01
µA
µA
0.2
25
0.02
-0.1
1. 0
10
mA
mA
0.2
-0.01
mA
mA
±18.0
V
_______________________________________________________________________________________
3
DG508A/DG509A
Monolithic CMOS Analog Multiplexers
ELECTRICAL CHARACTERISTICS
(V+ = 15V, GND = 0V, TA = TMIN to TMAX, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
DG508AA
DG509AA
MIN TYP
MAX
DG508AD/E/B/C
DG509AD/E/B/C
MIN TYP
MAX
-15
-15
UNITS
SWITCH
Analog Signal Range
Drain-Source OnResistance
Source Off-Leakage
Current
Drain OffLeakage
Current
VANALOG
RDS(ON)
IS(OFF)
Sequence
each switch on,
VAL = 0.8V,
VAH = 2.4V
VEN = 0V
ID(OFF)
VEN = 0V
DG509A
400
450
VD = 10V,
IS = -200µA
400
450
VS = -10V, VD = -10V
VD = -10V, VS = -10V
+50
-50
+200
-100
ID(ON)
DG509A
nA
+100
-200
+200
VS(all) = VD = 10V
Drain OnLeakage
Current
+50
-50
-200
VD = 10V, VS = -10V
Sequence each
switch on,
VS(all) = VD = -10V
VAL = 0.8V,
VS(all) = VD = 10V
VAH = 2.4V
(Note 2)
VS(all) = VD = -10V
V
Ω
VS = 10V, VD = -10V
VD = -10V, VS = -10V
DG508A
+15
VD = 10V,
IS = -200µA
VD = 10V, VS = -10V
DG508A
+15
+100
nA
-100
+200
-200
+100
-100
nA
+100
-100
+100
-100
LOGIC INPUT
Logic Input Current,
Input Voltage High
IAH
Logic Input Current,
Input Voltage Low
IAL
VA = 2.4V
-30
VA = 15V
All VA = 0V
-30
+30
+30
VEN = 2.4V
-30
-30
VEN = 0V
-30
-30
µA
µA
Note 2: ID(ON) is leakage from driver into on switch.
Note 3: Off-isolation = 20log
IVSI
IVDI
VS = input to off switch,
VD = output due to VS.
Note 4: Electrical characteristics (such as on-resistance) change when power supplies other than ±15V are used.
Note 5: For designs requiring single 5V or dual ±5V operation, refer to Maxim’s improved MAX338 and MAX339. Minimum operating
voltage for DG508ADY and DG509ADY is ±9V.
4
_______________________________________________________________________________________
Monolithic CMOS Analog Multiplexers
PIN
DG508A
DIP/SO
QFN
DG509A
DIP/SO
QFN
NAME
FUNCTION
1, 15, 16
15, 14, 13
—
—
A0, A2, A1
—
—
1, 16
15, 14
A0, A1
Address Input
2
16
2
16
EN
Enable
Negative-Supply Voltage Input
Address Input
3
1
3
1
V-
4–7
2–5
—
—
S1–S4
Analog Inputs, Bidirectional
—
—
4–7
2–5
S1A–S4A
Analog Inputs, Bidirectional
8
6
—
—
D
—
—
8, 9
6, 7
DA, DB
Analog Outputs, Bidirectional
Analog Outputs, Bidirectional
9–12
7–10
—
—
S8–S5
Analog Inputs, Bidirectional
—
—
10–13
8–11
S4B–S1B
13
11
14
12
V+
14
12
15
13
GND
Analog Inputs, Bidirectional
Positive-Supply Voltage Input
Ground
Functional Diagrams
V+
V-
GND
V+
S1
S1A
S2
S2A
S3
S3A
S4
D
S1B
S6
S2B
S7
S3B
S8
S4B
A2
A1
A0
GND
DA
S4A
S5
DG508A CMOS
DECODE LOGIC
V-
DB
DG509A CMOS
DECODE LOGIC
EN
DG508A
8-CHANNEL SINGLE ENDED MULTIPLEXER
A1
A0
EN
DG509A
DIFFERENTIAL 4-CHANNEL MULTIPLEXER
_______________________________________________________________________________________
5
DG508A/DG509A
Pin Description
DG508A/DG509A
Monolithic CMOS Analog Multiplexers
+2.4V
+2.4V
+15V
V+
EN
S1
+15V
V+
±10V
EN
S1
±10V
DG509A
S1A–S4A,
DA, S2B, S3B
S2–S7
DG508A
A0
S8
A1
A2
LOGIC
INPUT
D
GND
V1MΩ
50Ω
S4B
A0
SWITCH
OUTPUT
VD
35pF
A1
LOGIC
INPUT
DB
V-
GND
1MΩ
50Ω
SWITCH
OUTPUT
VDS
35pF
-15V
-15V
Figure 1a. Switching-Time Test Circuit
Figure 1b. Switching-Time Test Circuit
+15V
+15V
V+
EN
V+
S1
-5V
EN
S1B
-5V
DG509A
S1A–S4A,
DA, S2B, S3B
S2–S7
DG508A
A0
A0
A1
A2
LOGIC
INPUT
D
GND
V1kΩ
50Ω
35pF
-15V
Figure 2a. DG509A Enable-Time Test Circuit
6
SWITCH
OUTPUT
VD
A1
LOGIC
INPUT
DB
GND
V1kΩ
50Ω
SWITCH
OUTPUT
VDS
35pF
-15V
Figure 2b. DG509A Enable-Time Test Circuit
_______________________________________________________________________________________
Monolithic CMOS Analog Multiplexers
LOGIC INPUT
tr < 20ns
tf < 20ns
+15V
3V
50%
0
EN
VS1
DG508A
DG509A
LOGIC
INPUT
DG508A/DG509A
+2.4V
A0, A1, (A2)
GND
ALL S
AND DA
SWITCH
OUTPUT
VD
(SEE FIG. 1)
TRANSITION
TIME
+5V
SWITCH
OUTPUT
VD
DB, D
V-
0.8VS1
0
0.8VS8
VS8
ttransition
S1ON
S8ON
1kΩ
50Ω
ttransition
tON
(EN)
35pF
-15V
tOFF
(EN)
0
SWITCH
0.1V0
OUTPUT
VD
(SEE FIG. 2)
TENABLE t(ON) t(OFF)
TIME
0.9V0
V0
VS
Figure 3. Break-Before-Make Test Circuit
SWITCH
OUTPUT
VD
(SEE FIG. 3)
OPEN TIME
(B.B.M INTERVAL)
VS
50%
0V
topen
Figure 4. Timing Diagram for Figures 1, 2, and 3
Table 1 b. DG509A Truth Table
Table 1a. DG508A Truth Table
A2
A1
A0
EN
ON SWITCH
A1
A0
EN
ON SWITCH
X
X
X
0
NONE
X
X
0
NONE
0
0
0
1
1
0
0
1
1
0
0
1
1
2
0
1
1
2
0
1
0
1
3
1
0
1
3
0
1
1
1
4
1
1
1
4
1
0
0
1
5
X = Don’t care.
1
0
1
1
6
1
1
0
1
7
1
1
1
1
8
X = Don’t care.
_______________________________________________________________________________________
7
Monolithic CMOS Analog Multiplexers
DG508A/DG509A
Typical Operating
Circuits (continued)
-15V
-15V
V+ GND
VS1A
S2A
DA
S3A
S4A DG509A
S1B
DB
S2B
S3B
S4B
A0 A1 EN
DIFFERENTIAL
ANALOG
INPUTS
(OUTPUTS)
DIFFERENTIAL
ANALOG
OUTPUTS
(INPUTS)
+15V
Ordering Information (continued)
PART
TEMP RANGE
PIN-PACKAGE
DG509ACJ
0°C to +70°C
16 Plastic DIP
DG509ACWE
0°C to +70°C
16 Wide SO
DG509AC/D
0°C to +70°C
Dice*
DG509ABK
-20°C to +85°C
16 CERDIP
DG509ADJ
-40°C to +85°C
16 Plastic DIP
DG509ADY
-40°C to +85°C
16 Narrow SO
DG509AEGE
-40°C to +85°C
16 QFN
DG509AEWE
-40°C to +85°C
16 Wide SO
DG509AAK
-55°C to +125°C
16 CERDIP
*Contact factory for dice specifications.
CLOCK IN
Q
J
1/2MM747C73
Q
J
1/2MM747C73
CLOCK
Q
K
N.C.
Q
K
GND
CLEAR GND
RESET ENABLE
DIFFERENTIAL 4-CHANNEL SEQUENTIAL MUX/DEMUX
A0
A1
GND
14
13
A2
13
EN
A1
14
15
A0
V-
1
12
GND
V-
1
12
V+
S1
2
11
V+
S1A
2
11
S1B
S2
3
10
S5
S2A
3
10
S2B
S3
4
9
S6
S3A
4
9
S3B
5
6
7
8
5
6
7
8
D
S8
S7
S4A
DA
DB
S4B
DG509
S4
DG508
QFN
8
16
EN
15
TOP VIEW
16
Pin Configurations (continued)
QFN
_______________________________________________________________________________________
Monolithic CMOS Analog Multiplexers
_______________________________________________________________________________________
9
DG508A/DG509A
Chip Topographies
Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
32L QFN.EPS
DG508A/DG509A
Monolithic CMOS Analog Multiplexers
PACKAGE OUTLINE, 16,20,28,32L QFN,
5x5x0.90 MM
1
21-0091
10
______________________________________________________________________________________
I
2
Monolithic CMOS Analog Multiplexers
PACKAGE OUTLINE, 16,20,28,32L QFN,
5x5x0.90 MM
2
21-0091
I
2
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 11
© 2001 Maxim Integrated Products
Printed USA
is a registered trademark of Maxim Integrated Products.
DG508A/DG509A
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages.)
Similar pages