Dallas DS1033M-12 3-in-1 low voltage silicon delay line Datasheet

DS1033
3-in-1 Low Voltage Silicon Delay Line
www.dalsemi.com
FEATURES
PIN ASSIGNMENT
All-silicon timing circuit
Three independent buffered delays
Initial delay tolerance ±1.5 ns
Stable and precise over temperature and
voltage
Leading and trailing edge precision preserves
the input symmetry
Standard 8-pin DIP, 8-pin SOIC
Vapor phasing, IR and wave solderable
Available in Tape and Reel
IN1
1
8
VCC
IN2
2
7
OUT1
IN3
3
6
OUT2
4
5
OUT3
GND
DS1033M 8-Pin DIP
See Mech. Drawings Section
IN1
1
8
IN2
2
7
VCC
OUT1
IN3
3
6
OUT2
GND
4
5
OUT3
DS1033Z 8-Pin SOIC (150-mil)
See Mech. Drawings Section
PIN DESCRIPTION
IN1-IN3
OUT1-OUT3
NC
VCC
GND
(Sub)
- Input Signals
- Output Signals
- No Connection
- Supply Voltage
- Ground
- Internal substrate
connection, do not make
any external connections
to these pins
DESCRIPTION
The DS1033 series is a low-power +3.3 Volt version of the DS1035. It is characterized for operation
over the range of 2.7V to 3.6V.
The DS1033 series of delay lines have three independent logic buffered delays in a single package. It is
available in a standard 8-pin DIP, 150-mil 8-pin mini-SOIC.
The device features precise leading and trailing edge accuracies. It has the inherent reliability of an allsilicon delay line solution. The DS1033’s nominal tolerance is ±1.5 ns and an additional tolerance over
temperature and voltage of ±1.0 ns for the faster delays. Detailed specifications are shown in Table 1.
Standard delay values are indicated in Table 1. Customers may contact Dallas Semiconductor at (972)
371-4348 for further information.
1 of 6
111799
DS1033
LOGIC DIAGRAM Figure 1
PART NUMBER DELAY TABLE (tPLH , tPHL) Table 1
PART NUMBER
DELAY PER
OUTPUT (ns)
(note 1)
INITIAL
TOLERANCE
(note 1)
DS1033-80
DS1033-10
DS1033-12
DS1033-15
DS1033-20
DS1033-25
DS1033-30
8/8/8
10/10/10
12/12/12
15/15/15
20/20/20
25/25/25
30/30/30
±1.5 ns
±1.5 ns
±1.5 ns
±1.5 ns
±1.5 ns
±2.0 ns
±2.0 ns
NOTES:
1. Nominal conditions are +25°C and VCC=+3.3 volts.
2. Temperature range of 0°C to 70°C.
3. Delay accuracy is for both leading and trailing edges.
2 of 6
TOLERANCE OVER TEMPERATURE
AND VOLTAGE (note 2)
VCC=2.7V
VCC=3.3V ±=0.3V
±1.0 ns
±1.5 ns
±1.0 ns
±1.5 ns
±1.0 ns
±1.5 ns
±1.5 ns
±2.0 ns
±1.5 ns
±2.5 ns
±2.0 ns
±3.5 ns
±2.0 ns
±5.0 ns
DS1033
TEST SETUP DESCRIPTION
Figure 2 illustrates the hardware configuration used for measuring the timing parameters of the DS1033.
The input waveform is produced by a precision pulse generator under software control. Time delays are
measured by a time interval counter (20 ps resolution ) connected to the output. The DS1033 output taps
are selected and connected to the interval counter by a VHF switch control unit. All measurements are
fully automated with each instrument controlled by the computer over an IEEE 488 bus.
DS1033 TEST CIRCUIT Figure 2
3 of 6
DS1033
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground
Operating Temperature
Storage Temperature
Soldering Temperature
Short Circuit Output Current
-1.0V to +6.0V
0°C to 70°C
-55°C to +125°C
260°C for 10 seconds
50 mA for 1 second
* This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operation sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods of time may affect reliability.
DC ELECTRICAL CHARACTERISTICS
PARAMETER
SYMBOL
TEST
CONDITION
(TA =0°C to 70°C)
MIN
TYP
MAX
UNITS
2.7
3.3
3.6
V
25
mA
Supply Voltage
VCC
Active Current
ICC
High Level Input Voltage
VIH
2.0
VCC
+0.5
V
Low Level Input Voltage
VIL
-0.5
0.8
V
Input Leakage
IL
-1.0
1.0
µA
High Level Output Current
IOH
-1.0
mA
Low Level Output Current
IOL
VCC=3.6V
Period=1µs
0V≤VI≤VCC
VCC=2.7V
VOH=2V
VCC=2.7V
VOL=0.4V
8
mA
AC ELECTRICAL CHARACTERISTICS
PARAMETER
Period
Input Pulse Width
Input-to-Tap Output Delay
Output Rise or Fall Time
Power-up Time
SYMBOL
MIN
tPERIOD
tWI
(TA =+25°C)
TYP
UNITS
NOTES
2 (tWI)
ns
2
100% of
Tap Delay
ns
2
tPLH, tPHL
Table 1
tOR, tOF
2.0
3.0
tPU
MAX
ns
2.5
3.5
ns
ns
100
ms
CAPACITANCE
PARAMETER
Input Capacitance
3
4
(TA =+25°C)
SYMBOL
MIN
CIN
4 of 6
TYP
MAX
UNITS
10
pF
NOTES
DS1033
TEST CONDITIONS
Ambient Temperature:
25°C ±=3°C
Supply Voltage (VCC):
3.3V ±=0.1V
Input Pulse:
High: 3.0V ±=0.1V
Low: 0.0V ±=0.1V
Source Impedance: 50Ω=max.
Rise and Fall Time: 3.0 ns max. - Measured between 0.6V and 2.4V.
Pulse Width: 500 ns
Pulse Period: 1 µs
Output Load Capacitance: 15 pF
Output:
Each output is loaded with the equivalent of one 74F04 input gate.
Data is measured at the 1.5V level on the rising and falling edges.
Note: The above conditions are for test only and do not restrict the devices under other data sheet
conditions.
TIMING DIAGRAM
NOTES:
1. All voltages are referenced to ground.
2. Pulse width and duty cycle specifications may be exceeded; however, accuracy will be applicationsensitive with respect to de-coupling, layout, etc.
3. VCC=3.3V ±=10%.
4. VCC=2.7V.
5 of 6
DS1033
TERMINOLOGY
Period: The time elapsed between the leading edge of the first pulse and the leading edge of the
following pulse.
tWI(Pulse Width): The elapsed time on the pulse between the 1.5 volt point on the leading edge and the
1.5 volt point on the trailing edge, or the 1.5 volt point on the trailing edge and the 1.5 volt point on the
leading edge.
tRISE(Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the
input pulse.
tFALL(Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge on the
input pulse.
tPLH(Time Delay, Rising): The elapsed time between the 1.5 volt point on the leading edge of the input
pulse and the 1.5 volt point on the leading edge of the output pulse.
tPHL(Time Delay, Falling): The elapsed time between the 1.5 volt point on the falling edge of the input
pulse and the 1.5 volt point on the falling edge of the output pulse.
6 of 6
Similar pages