Raltron CLDPLARI-155.520 Ultra hf clock oscillator, lvds, 3.3 vdc or 2.5vdc Datasheet

CLOCK
Page 1 of 3
CLDL/CLDPL SERIES: ULTRA HF CLOCK OSCILLATOR, LVDS, +3.3 VDC or +2.5VDC
DESCRIPTION: A crystal controlled, high frequency, highly stable oscillator, adhering to Low Voltage Differential Signaling
(LVDS) Standards. The output can be Tri-stated to facilitate testing or combined multiple clocks. The device is contained in a
sub-miniature, very low profile, leadless ceramic SMD package with 6 gold contact pads. This miniature oscillator is ideal for
today's automated assembly environments.
APPLICATIONS AND FEATURES:
"
"
"
"
"
"
"
$
Infiniband; Fiber Channel; SATA; 10GbE; Network Processors; SOHO Routing; Switches;
Common Frequencies: 150 MHz; 156.25 MHz; 155.52 MHz; 161.1328 MHz; 212.5MHz; 312.5MHz
+3.3 VDC or +2.5VDC LVDS
Frequency Range from 150.000 to 320 MHz
Analog multiplication
Miniature Ceramic SMD Package Available on Tape and Reel
Lead Free and ROHS Compliant
ABSOLUTE MAXIMUM RATINGS:
PARAMETER
VALUE
UNIT
Ta
-40…+85
°C
Storage temperature range
T(stg)
-55…+90
°C
Supply voltage
Vcc
+4.6
VDC
Operating temperature range
SYMBOL
Maximum Input Voltage
Vi
Vss-0.5…Vcc+0.5
VDC
Maximum Output Voltage
Vo
Vss-0.5…Vcc+0.5
VDC
$
ELECTRICAL PARAMETERS:
PARAMETER
SYMBOL
TEST CONDITIONS*1
VALUE
UNIT
Nominal Frequency
fo
150.000 ~ 320.00**
MHz
Supply Voltage
Vcc
+3.3 or +2.5 ±5%
VDC
Supply Current
Is
80.0 MAX
mA
Output Logic Type
LVDS
Load
Ω
VDC
VDC
mV
mV
VDC
mVDC
%
Duty Cycle
VOS
OS
DC
Connected between Out and Complementary Out
Output logic high
Output logic low
Differential output
Differential output error
Offset Voltage
Offset error
Measured at 50% of Vcc
100
1.43 Typ, 1.6 Max
0.9 Min, 1.10 Typ
247 Min, 330 Typ, 454 Max
50 Max
1.125 Min, 1.25 Typ, 1.375 Max
25 Max
40/60 to 60/40 or 45/55 to 55/45
Rise / Fall Time
tr / tf
Measured at 20/80% and 80/20% Vcc Levels
0.7 TYP 1.0 MAX*2
ns
Output Voltage Levels
Voh
Vol
Vod
5
Jitter
J
Phase Noise
£(∆f)
Sub Harmonics
f_sub
Overall Frequency Stability
∆f/fc
En
Dis
Pin 1
Output Enabled
Output Disabled
Integrated Phase tji RMS, Fj = 12 kHz…20 MHz
Integrated Phase RMS tii offset frequency 50KHz to
80MHz5
Deterministic period Jitter Dj using wavecrest
analyzer 4
0.3 TYP**
ps
0.5 TYP**
ps
1 TYP **
ps
Random period Jitter Rj using wavecrest analyzer 4
2.5 TYP **
ps
25 TYP**
ps
Acumm. Peak to Peak Jitter Tp-p using wavecrest
analyzer*4
∆f=10 Hz
∆f=100 Hz
∆f=1 KHz
typ. @212.5MHz6
∆f=10 KHz
∆f=100 KHz
∆f>1M Hz
2X Multip.
Load, nom, Supply nom
4X Multip.
Op. Temp., Aging, Load, Supply and Cal. Variations
High Voltage or No Connect
Ground
RALTRON ELECTRONICS CORP. ! 10651 N.W . 19
th
-65
-95
-125
-140
-145
-148
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
-50
-35
dBc
±20, ±25, ±50, or ±100 MAX*3
0.7•Vcc MIN
0.3•Vcc MAX
St ! Miami, Florida 33172 ! U.S.A.
phone: (305) 593-6033 ! fax: (305) 594-3973 ! e-mail: [email protected] ! WEB: http://www.raltron.com
ppm
VDC
VDC
CLOCK
Page 2 of 3
*1 Test Conditions Unless Stated Otherwise: Nominal Vcc, Nominal Load, +25 ±3°C
*2 Frequency Dependent
*3 Not All Stabilities Available With All Temperature Ranges—Please Consult Factory For Availability
*4 Measured with Wavecrest SIA-3000A 1,000,000 Hits no filtering
*5 Calculated from Agilent 5500 phase noise measurements
*6 Measured with Agilent 5500
$
PART NUMBERING SYSTEM:
SERIES
TEMPERATURE
RANGE (°C)
SYMMETRY
CLDL: UHF +3.3Vdc Clock with LVDS Comp. Output
CLDPL: UHF +2.5Vdc Clock with LVDS Comp. Output
A: 40/60 to 60/40%
T: 45/55 to 55/45%
R:
S:
U:
V:
0…+50
0…+70
-20…+70
-40…+85**
FREQUENCY
STABILITY
(Overall)
K: ±20 ppm**
I: ±25 ppm**
H: ±50 ppm
J: ±100 ppm
FREQUENCY
(MHz)
150.000…320.000
EXAMPLE: CLDLASH-155.520
Clock Oscillator, 7x5mm Package, +3.3 VDC Supply Voltage, LVDS Output, Standard Symmetry, 0…+70°C Operating
Temperature Range, ±50 ppm Total Frequency Stability, 155.520 MHz
**Above 300MHz extended temp range and ±25ppm stability may not be available, jitter may vary upon spec requirements.
Please consult the factory for any custom requirements.
MECHANICAL PARAMETERS:
OUTLINE TOLERANCE:
±0.006” / 0.15mm
(Unless otherwise specified)
.197 ±.008
5.0 ±0.2
INDICATES PIN 1.
.276 ±.008
7.0 ±0.2
.200
5.08
.100
2.54
1
2
5
.055 TYP.
1.40
MARKING:
CLDLASH
155.52
RAL D/C
.079 TYP.
2.00 TYP.
3
.150
3.81
6
PIN FUNCTIONS:
[1] ENABLE/ DISABLE
[2] NO CONNECT
[3] CASE GROUND
[4] OUTPUT
[5] COMP. OUTPUT
[6] SUPPLY VOLTAGE
.079 MAX.
2.00 MAX.
.050
1.27
$
*0.01µ
µF external by-pass
.087
2.20
filter is recommended as seen on solder
pattern.
4
.071
1.80
.100
2.54
SOLDER PATTERN
RALTRON ELECTRONICS CORP. ! 10651 N.W . 19
th
St ! Miami, Florida 33172 ! U.S.A.
phone: (305) 593-6033 ! fax: (305) 594-3973 ! e-mail: [email protected] ! WEB: http://www.raltron.com
CLOCK
Page 3 of 3
!
REFLOW PROFILE:
**ROHS COMPLIANT**
RALTRON ELECTRONICS CORP. ! 10651 N.W . 19
th
St ! Miami, Florida 33172 ! U.S.A.
phone: (305) 593-6033 ! fax: (305) 594-3973 ! e-mail: [email protected] ! WEB: http://www.raltron.com
Similar pages