AD ADG439FBR High performance 4/8 channel fault-protected analog multiplexer Datasheet

a
High Performance 4/8 Channel
Fault-Protected Analog Multiplexers
ADG438F/ADG439F*
FEATURES
Fast Switching Times
tON 250 ns max
tOFF 150 ns max
Fault and Overvoltage Protection (–40 V, +55 V)
All Switches OFF with Power Supply OFF
Analog Output of ON Channel Clamped Within Power
Supplies If an Overvoltage Occurs
Latch-Up Proof Construction
Break Before Make Construction
TTL and CMOS Compatible Inputs
APPLICATIONS
Data Acquisition Systems
Industrial and Process Control Systems
Avionics Test Equipment
Signal Routing Between Systems
High Reliability Control Systems
FUNCTIONAL BLOCK DIAGRAMS
ADG439F
ADG438F
S1
S1A
DA
S4A
D
S1B
DB
S8
S4B
1 OF 8
DECODER
1 OF 4
DECODER
A0 A1 A2 EN
A0 A1 EN
GENERAL DESCRIPTION
PRODUCT HIGHLIGHTS
The ADG438F/ADG439F are CMOS analog multiplexers, the
ADG438F comprising 8 single channels and the ADG439F
comprising four differential channels. These multiplexers provide fault protection. Using a series n-channel, p-channel, nchannel MOSFET structure, both device and signal source
protection is provided in the event of an overvoltage or power
loss. The multiplexer can withstand continuous overvoltage
inputs from –40 V to +55 V. During fault conditions, the multiplexer input (or output) appears as an open circuit and only a
few nanoamperes of leakage current will flow. This protects not
only the multiplexer and the circuitry driven by the multiplexer,
but also protects the sensors or signal sources which drive the
multiplexer.
1. Fault Protection.
The ADG438F/ADG439F can withstand continuous voltage inputs up to –40 V or +55 V. When a fault occurs due
to the power supplies being turned off, all the channels
are turned off and only a leakage current of a few nanoamperes flows.
The ADG438F switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1 and
A2. The ADG439F switches one of four differential inputs to a
common differential output as determined by the 2-bit binary
address lines A0 and A1. An EN input on each device is used to
enable or disable the device. When disabled, all channels are
switched OFF.
6. Trench Isolation Eliminates Latch-up.
A dielectric trench separates the p- and n-channel MOSFETs
thereby preventing latch-up.
2. ON channel turns OFF while fault exists.
3. Low RON.
4. Fast Switching Times.
5. Break-Before-Make Switching.
Switches are guaranteed break-before-make so that input
signals are protected against momentary shorting.
7. Improved OFF Isolation.
Trench isolation enhances the channel-to-channel isolation
of the ADG438F/ADG439F.
*Patent Pending.
REV. D
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000
ADG438F/ADG439F–SPECIFICATIONS1
Dual Supply
(VDD = +15 V, VSS = –15 V, GND = 0 V, unless otherwise noted)
Parameter
ANALOG SWITCH
Analog Signal Range
RON
∆RON
RON Drift
RON Match
LEAKAGE CURRENTS
Source OFF Leakage IS (OFF)
Drain OFF Leakage ID (OFF)
ADG438F
ADG439F
Channel ON Leakage ID , IS (ON)
ADG438F
ADG439F
FAULT
Output Leakage Current
(With Overvoltage)
Input Leakage Current
(With Overvoltage)
Input Leakage Current
(With Power Supplies OFF)
DIGITAL INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current
IINL or IINH
CIN, Digital Input Capacitance
DYNAMIC CHARACTERISTICS2
tTRANSITION
tOPEN
tON (EN)
tOFF (EN)
+25ⴗC
B Version
–40ⴗC to
+85ⴗC
–40ⴗC to
+105ⴗC
VSS + 1.2
VDD – 0.8
400
5
VSS + 1.2
VDD – 0.8
400
5
3
3
±2
±5
±5
±5
± 30
± 15
±5
±5
± 30
± 15
±2
± 10
±1
±2
±1
0.6
3
± 0.01
± 0.5
± 0.01
± 0.5
± 0.5
± 0.01
± 0.5
± 0.5
± 0.02
± 0.1
± 0.005
± 0.1
± 0.001
± 0.1
200
250
110
150
Test Conditions/Comments
V min
V max
Ω max
% max
%/°C typ
% max
–10 V < VS < +10 V, IS = 1 mA;
–5 V < VS < +5 V, IS = 1 mA;
VS = 0 V, IS = 1 mA
VS = ± 10 V, IS = 1 mA
nA typ
nA max
nA typ
nA max
nA max
nA typ
nA max
nA max
VD = ± 10 V, VS = ⫿10 V;
Test Circuit 2
VD = ± 10 V, VS = ⫿10 V;
Test Circuit 3
VS = –33 V, +33 V or +50 V, VD = 0 V, Test Circuit 3
±4
nA typ
µA max
µA typ
µA max
µA typ
µA max
2.4
0.8
2.4
0.8
V min
V max
±1
±1
µA max
pF typ
VIN = 0 or V DD
300
10
320
10
ns typ
ns max
ns min
300
300
180
180
RL = 1 MΩ, C L = 35 pF;
VS1 = ± 10 V, V S8 = ⫿10 V; Test Circuit 7
RL = 1 kΩ, CL = 35 pF;
VS = +5 V; Test Circuit 8
RL = 1 kΩ, CL = 35 pF;
VS = +5 V; Test Circuit 9
RL = 1 kΩ, CL = 35 pF;
VS = +5 V; Test Circuit 9
0.5
1.7
0.5
1.7
5
170
220
10
Units
ns typ
ns max
ns typ
ns max
tSETT, Settling Time
0.1%
0.01%
Charge Injection
OFF Isolation
4
80
µs typ
µs typ
pC typ
dB typ
Channel-to-Channel Crosstalk
85
dB typ
5
pF typ
50
25
pF typ
pF typ
CS (OFF)
CD (OFF)
ADG438F
ADG439F
POWER REQUIREMENTS
IDD
ISS
0.05
0.15
0.01
0.02
0.25
0.25
0.04
0.04
mA typ
mA max
mA typ
mA max
VS = VD = ± 10 V;
Test Circuit 4
VS = ± 25 V, VD = ⫿10 V, Test Circuit 5
VS = ± 25 V, VD = V EN = A0, A1, A2 = 0 V
Test Circuit 6
RL = 1 kΩ, CL = 35 pF;
VS = +5 V
VS = 0 V, RS = 0 Ω, CL= 1 nF; Test Circuit 10
RL = 1 kΩ, CL = 15 pF, f = 100 kHz;
VS = 7 V rms; Test Circuit 11
RL = 1 kΩ, CL = 15 pF, f = 100 kHz;
VS = 7 V rms; Test Circuit 12
VIN = 0 V or 5 V
NOTES
1
Temperature range is as follows: B Version: –40°C to +105°C.
2
Guaranteed by design, not subject to production test.
Specifications subject to change without notice.
–2–
REV. D
ADG438F/ADG439F
ABSOLUTE MAXIMUM RATINGS*
Table I. ADG438F Truth Table
(TA = +25°C unless otherwise noted)
VDD to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +44 V
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +25 V
VSS to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to –25 V
VEN, VA Digital Input . . . . . . . – 0.3 V to VDD + 2 V or 20 mA,
Whichever Occurs First
VS, Analog Input Overvoltage with Power ON . . . . . VSS – 25 V
to VDD + 40 V
VS, Analog Input Overvoltage with Power OFF
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .–40 V to +55 V
Continuous Current, S or D . . . . . . . . . . . . . . . . . . . . . 20 mA
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max) . . . . . . . . . . . 40 mA
Operating Temperature Range
Industrial (B Version) . . . . . . . . . . . . . . . . –40°C to +105°C
Storage Temperature Range . . . . . . . . . . . . . –65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
Plastic Package
θJA, Thermal Impedance . . . . . . . . . . . . . . . . . . . . 117°C/W
Lead Temperature, Soldering (10 sec) . . . . . . . . . . . +260°C
SOIC Package
θJA, Thermal Impedance
Narrow Body . . . . . . . . . . . . . . . . . . . . . . . . . . . 125°C/W
Wide Body . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . +215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +220°C
A2
A1
A0
EN
ON SWITCH
X
0
0
0
0
1
1
1
1
X
0
0
1
1
0
0
1
1
X
0
1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
NONE
1
2
3
4
5
6
7
8
X = Don’t Care
Table II. ADG439F Truth Table
A1
A0
EN
ON SWITCH PAIR
X
0
0
1
1
X
0
1
0
1
0
1
1
1
1
NONE
1
2
3
4
X = Don’t Care
ADG438F/ADG439F PIN CONFIGURATIONS
DIP/SOIC
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability. Only one absolute
maximum rating may be applied at any one time.
A0 1
16 A1
A0 1
EN 2
15 A2
EN 2
15 GND
VSS 3
14 VDD
S1 4
S2 5
Temperature Range
Package Option*
ADG438FBN
ADG438FBR
–40°C to +105°C
–40°C to +105°C
N-16
R-16N
ADG439FBN
ADG439FBR
ADG439FBRW
–40°C to +105°C
–40°C to +105°C
–40°C to +105°C
N-16
R-16N
R-16W
ADG438F
13 VDD
TOP VIEW
(Not to Scale) 12 S5
S1A 4
16 A1
ADG439F
S2A 5
13 S1B
TOP VIEW
(Not to Scale) 12 S2B
S3 6
11 S6
S3A 6
11 S3B
S4 7
10 S7
S4A 7
10 S4B
D 8
Model
14 GND
VSS 3
ORDERING GUIDE
DIP/SOIC
9
S8
DA 8
9
DB
*N = Plastic DIP; R-16N = 0.15" Small Outline IC (SOIC); R-16W = 0.3"
Small Outline IC (SOIC).
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the ADG438F/ADG439F features proprietary ESD protection circuitry, permanent
damage may occur on devices subjected to high energy electrostatic dischar ges. Therefore, proper
ESD precautions are recommended to avoid performance degradation or loss of functionality.
REV. D
–3–
WARNING!
ESD SENSITIVE DEVICE
ADG438F/ADG439F
TERMINOLOGY
Typical Performance Graphs
VDD
Most positive power supply potential.
VSS
Most negative power supply potential.
GND
Ground (0 V) reference.
RON
Ohmic resistance between D and S.
1750
∆RON
RON variation due to a change in the analog
input voltage with a constant load current.
1500
RON Drift
Change in RON when temperature changes
by one degree Celsius.
RON Match
Difference between the RON of any two
channels.
IS (OFF)
Source leakage current when the switch is
off.
ID (OFF)
Drain leakage current when the switch is off.
ID, IS (ON)
Channel leakage current when the switch is
on.
VD (VS )
Analog voltage on terminals D, S.
CS (OFF)
Channel input capacitance for “OFF”
condition.
CIN
Digital input capacitance.
tON (EN)
Delay time between the 50% and 90% points
of the digital input and switch “ON”
condition.
tOPEN
RON – V
0
–15
Minimum input voltage for Logic “1”.
IINL (IINH)
Input current of the digital input.
Off Isolation
A measure of unwanted signal coupling
through an “OFF” channel.
Positive supply current.
ISS
Negative supply current.
–10
–5
0
5
VD (VS) – Volts
10
15
1m
VDD = 0V
VSS = 0V
VD = 0V
100m
10m
1m
100n
OPERATING RANGE
10n
1n
100p
10p
1p
–50 –40 –30 –20 –10
0
10
20
30
VIN – INPUT VOLTAGE – Volts
40
50
60
Figure 2. Input Leakage Current as a Function of VS
(Power Supplies OFF) During Overvoltage Conditions
1m
VDD = +15V
VSS = –15V
VD = 0V
100m
A measure of the glitch impulse transferred
from the digital input to the analog output
during switching.
IDD
VDD = +15V
VSS = –15V
Figure 1. On Resistance as a Function of VD (VS)
“OFF” time measured between 80% points of
both switches when switching from one
address state to another.
VINH
VDD = +10V
VSS = –10V
250
Delay time between the 50% and 90% points
of the digital inputs and the switch “ON”
condition when switching from one address
state to another.
Maximum input voltage for Logic “0”.
Charge Injection
500
Delay time between the 50% and 90% points
of the digital input and switch “OFF”
condition.
VINL
VDD = +5V
VSS = –5V
1000
750
IS – INPUT LEAKAGE – A
“ON” switch capacitance.
tTRANSITION
1250
Channel output capacitance for “OFF”
condition.
CD, CS (ON)
tOFF (EN)
TA = +258C
ID – OUTPUT LEAKAGE – A
CD (OFF)
2000
10m
1m
100n
OPERATING RANGE
10n
1n
100p
10p
1p
–50 –40
–30 –20 –10 0
10 20
30
VIN – INPUT VOLTAGE – Volts
40
50
60
Figure 3. Output Leakage Current as a Function of V S
(Power Supplies ON) During Overvoltage Conditions
–4–
REV. D
ADG438F/ADG439F
2000
100
1750
1500
RON – V
1250
1000
750
+1058C
500
+858C
VDD = +15V
VSS = –15V
VD = +10V
VS = –10V
10
LEAKAGE CURRENTS – nA
VDD = +15V
VSS = –15V
ID (OFF)
1
IS (OFF)
0.1
ID (ON)
250
+258C
0
–15
–10
–5
0
5
VD (VS) – Volts
10
0.01
25
15
Figure 4. On Resistance as a Function of VD (VS) for
Different Temperatures
45
55
65
75
TEMPERATURE – 8C
85
95
105
Figure 7. Leakage Currents as a Function of Temperature
1m
260
VIN = +2V
VDD = +15V
VSS = –15V
VD = 0V
100m
10m
240
220
1m
tON (EN)
200
100n
t – ns
IS – INPUT LEAKAGE – A
35
10n
OPERATING RANGE
180
tTRANSITION
160
1n
140
100p
10p
1p
–50 –40 –30 –20 –10 0
10 20
30
VS – INPUT VOLTAGE – Volts
40
50
100
10
60
Figure 5. Input Leakage Current as a Function of VS
(Power Supplies ON) During Overvoltage Conditions
12
13
VSUPPLY – Volts
14
260
VDD = +15V
VSS = –15V
240
TA = +258C
IS (OFF)
VDD = +15V
VSS = –15V
VIN = +5V
tON (EN)
220
0.1
ID (OFF)
200
tTRANSITION
180
0.0
160
ID (ON)
140
–0.1
120
–0.2
–14
–10
–6
–2
2
VS, VD – Volts
6
10
100
25
14
tOFF (EN)
45
65
TEMPERATURE – 8C
85
105
Figure 9. Switching Time vs. Temperature
Figure 6. Leakage Currents as a Function of V D (V S)
REV. D
15
280
t – ns
LEAKAGE CURRENTS – nA
11
Figure 8. Switching Time vs. Power Supply
0.3
0.2
tOFF (EN)
120
–5–
ADG438F/ADG439F
n-channel threshold voltage (VTN). When a voltage more negative than VSS is applied to the multiplexer, the p-channel
MOSFET will turn off since the analog input is more negative
than the difference between VSS and the p-channel threshold
voltage (VTP).
THEORY OF OPERATION
The ADG438F/ADG439F multiplexers are capable of withstanding overvoltages from –40 V to +55 V, irrespective of
whether the power supplies are present or not. Each channel of
the multiplexer consists of an n-channel MOSFET, a p-channel
MOSFET and an n-channel MOSFET, connected in series.
When the analog input exceeds the power supplies, one of the
MOSFETs will switch off, limiting the current to sub-microamp
levels, thereby preventing the overvoltage from damaging any
circuitry following the multiplexer. Figure 12 illustrates the
channel architecture that enables these multiplexers to withstand continuous overvoltages.
When the power supplies are present but the channel is off,
again either the p-channel MOSFET or one of the n-channel
MOSFETs will remain off when an overvoltage occurs.
Finally, when the power supplies are off, the gate of each
MOSFET will be at ground. A negative overvoltage switches on
the first n-channel MOSFET but the bias produced by the
overvoltage causes the p-channel MOSFET to remain turned
off. With a positive overvoltage, the first MOSFET in the series
will remain off since the gate to source voltage applied to this
MOSFET is negative.
When an analog input of VSS + 1.2 V to VDD – 0.8 V is applied
to the ADG438F/ADG439F, the multiplexer behaves as a
standard multiplexer, with specifications similar to a standard
multiplexer, for example, the on-resistance is 180 Ω typically.
However, when an overvoltage is applied to the device, one of
the three MOSFETs will turn off.
Figures 10 to 13 show the conditions of the three MOSFETs for
the various overvoltage situations. When the analog input applied to an ON channel approaches the positive power supply
line, the n-channel MOSFET turns OFF since the voltage on
the analog input exceeds the difference between VDD and the
Q1
+55V
OVERVOLTAGE
Q2
During fault conditions, the leakage current into and out of the
ADG438F/ADG439F is limited to a few microamps. This protects the multiplexer and succeeding circuitry from over stresses
as well as protecting the signal sources which drive the multiplexer. Also, the other channels of the multiplexer will be
undisturbed by the overvoltage and will continue to operate
normally.
Q3
Q1
+55V
OVERVOLTAGE
Q2
Q3
n-CHANNEL
MOSFET IS
OFF
n-CHANNEL
MOSFET IS
OFF
VDD
VSS
Figure 10. +55 V Overvoltage Input to the ON Channel
Q1
–40V
OVERVOLTAGE
Q2
n-CHANNEL
MOSFET IS
ON
VSS
VDD
Figure 12. +55 V Overvoltage with Power OFF
Q3
Q1
–40V
OVERVOLTAGE
Q2
n-CHANNEL
MOSFET IS
ON
p-CHANNEL
MOSFET IS
OFF
Q3
p-CHANNEL
MOSFET IS
OFF
Figure 13. –40 V Overvoltage with Power OFF
Figure 11. –40 V Overvoltage on an OFF Channel with
Multiplexer Power ON
Test Circuits
IDS
IS (OFF)
V1
A
VDD
VSS
VDD
VSS
S1
VSS
ID (OFF)
D
A
S8
EN
VD
VS
VDD
S2
D
S8
D
S
VSS
S1
S2
VS
VDD
+0.8V
EN
+0.8V
VD
VS
R ON = V1 /I DS
Test Circuit 1. On Resistance
Test Circuit 2. I S (OFF)
–6–
Test Circuit 3. ID (OFF)
REV. D
ADG438F/ADG439F
VDD
VSS
VDD
VSS
ID (ON)
D
S1
S2
VSS
VDD
VSS
0V
S1
A
A
VDD
EN
D
S2
VSS
S1
+0.8V
VS
S8
EN
VD
A
ADG438F*
A0
EN
+2.4V
VDD
A1
S8
VS
0V
A2
VD
S8
0V
D
GND
VS
* SIMILAR CONNECTION FOR ADG439F
Test Circuit 5. Input Leakage Current
(with Overvoltage)
Test Circuit 4. ID (ON)
VIN
VDD
VSS
VDD
A2
VSS
A1
50V
Test Circuit 6. Input Leakage Current
(with Power Supplies OFF)
3V
S1
ADDRESS
DRIVE (VIN)
VS1
50%
50%
S2 THRU S7
A0
VS8
S8
ADG438F*
+2.4V
90%
EN
D
GND
VOUT
VOUT
RL
1MV
CL
35pF
90%
tTRANSITION
tTRANSITION
* SIMILAR CONNECTION FOR ADG439F
Test Circuit 7. Switching Time of Multiplexer, tTRANSITION
VIN
VDD
VSS
VDD
A2
VSS
A1
50V
3V
VS
S1
ADDRESS
DRIVE (VIN)
S2 THRU S7
A0
ADG438F*
+2.4V
EN
S8
D
GND
VOUT
RL
1kV
CL
35pF
80%
80%
VOUT
tOPEN
* SIMILAR CONNECTION FOR ADG439F
Test Circuit 8. Break-Before-Make Delay, tOPEN
VDD
VSS
VDD
A2
VSS
3V
A1
A0
S1
ENABLE
DRIVE (VIN)
VS
0V
S2 THRU S8
tOFF (EN)
ADG438F*
EN
VIN
50V
D
GND
VO
VOUT
RL
1kV
CL
35pF
0.9VO
OUTPUT
0V
* SIMILAR CONNECTION FOR ADG439F
Test Circuit 9. Enable Delay, t ON (EN), t OFF (EN)
REV. D
50%
50%
–7–
tON (EN)
0.9VO
ADG438F/ADG439F
VDD
VSS
3V
VDD
VSS
A2
A1 ADG438F*
A0
D
S
0V
CL
1nF
EN
VS
VIN
VOUT
D VOUT
VOUT
GND
C1992c–0–2/00 (rev. D)
RS
LOGIC
INPUT (VIN)
Q INJ = CL 3 DVOUT
* SIMILAR CONNECTION FOR ADG439F
Test Circuit 10. Charge Injection
VDD
VDD
VDD
A1
A0
S8
VS
ADG438F*
VOUT
D
EN
S2
1kV
RL
1kV
VSS
GND
VDD VSS
2.4V
A0
EN
A1
ADG438F*
A2
D
S1
S1
A2
VSS
S8
VS
VOUT
1kV
GND
CROSSTALK = 20 LOG VOUT/VIN
* SIMILAR CONNECTION FOR ADG439F
VSS
* SIMILAR CONNECTION FOR ADG439F
Test Circuit 11. OFF Isolation
Test Circuit 12. Channel-to-Channel Crosstalk
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
16-Lead Plastic (N-16)
0.840 (21.34)
0.745 (18.92)
16
9
1
8
PIN 1
0.280 (7.11)
0.240 (6.10)
0.060 (1.52)
0.015 (0.38)
0.210 (5.33)
MAX
0.325 (8.26)
0.300 (7.62) 0.195 (4.95)
0.115 (2.93)
0.130
(3.30)
MIN
0.160 (4.06)
0.115 (2.93)
0.022 (0.558)
0.014 (0.356)
0.100
(2.54)
BSC
0.015 (0.381)
0.008 (0.204)
0.070 (1.77) SEATING
0.045 (1.15) PLANE
16-Lead SOIC (R-16N)
(Narrow Body)
0.4133 (10.50)
0.3977 (10.00)
PIN 1
0.0118 (0.30)
0.0040 (0.10)
0.0500
(1.27)
BSC
9
8
0.1574 (4.00)
0.1497 (3.80)
0.4193 (10.65)
0.3937 (10.00)
1
0.3937 (10.00)
0.3859 (9.80)
0.2992 (7.60)
0.2914 (7.40)
16
PRINTED IN U.S.A.
16-Lead SOIC (R-16W)
(Wide Body)
0.1043 (2.65)
0.0926 (2.35)
16
9
1
8
PIN 1
0.0098 (0.25)
0.0040 (0.10)
0.0291 (0.74)
x 45°
0.0098 (0.25)
8°
0.0192 (0.49)
0°
SEATING 0.0125 (0.32)
0.0138 (0.35) PLANE
0.0091 (0.23)
SEATING
PLANE
0.0500
(1.27)
BSC
0.2440 (6.20)
0.2284 (5.80)
0.0688 (1.75)
0.0532 (1.35)
0.0196 (0.50)
3 458
0.0099 (0.25)
88
0.0192 (0.49)
08
0.0500 (1.27)
0.0099 (0.25)
0.0138 (0.35)
0.0160 (0.41)
0.0075 (0.19)
0.0500 (1.27)
0.0157 (0.40)
–8–
REV. D