TI CDCLVP1204RGTR Four lvpecl output, high-performance clock buffer Datasheet

CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
Four LVPECL Output,
High-Performance Clock Buffer
Check for Samples: CDCLVP1204
FEATURES
DESCRIPTION
•
•
•
The CDCLVP1204 is a highly versatile, low additive
jitter buffer that can generate four copies of LVPECL
clock outputs from one of two selectable LVPECL,
LVDS, or LVCMOS inputs for a variety of
communication applications. It has a maximum clock
frequency up to 2 GHz. The CDCLVP1204 features
an on-chip multiplexer (MUX) for selecting one of two
inputs that can be easily configured solely through a
control pin. The overall additive jitter performance is
less than 0.1 ps, RMS from 10 kHz to 20 MHz, and
overall output skew is as low as 15 ps, making the
device a perfect choice for use in demanding
applications.
1
2
•
•
•
•
•
•
•
•
•
•
•
2:4 Differential Buffer
Selectable Clock Inputs Through Control Pin
Universal Inputs Accept LVPECL, LVDS, and
LVCMOS/LVTTL
Four LVPECL Outputs
Maximum Clock Frequency: 2 GHz
Maximum Core Current Consumption: 45 mA
Very Low Additive Jitter: <100 fs,rms in 10-kHz
to 20-MHz Offset Range
2.375-V to 3.6-V Device Power Supply
Maximum Propagation Delay: 450 ps
Maximum Output Skew: 15 ps
LVPECL Reference Voltage, VAC_REF, Available
for Capacitive-Coupled Inputs
Industrial Temperature Range: –40°C to +85°C
ESD Protection Exceeds 2 kV (HBM)
Available in 3-mm × 3-mm QFN-16 (RGT)
Package
The CDCLVP1204 clock buffer distributes one of two
selectable clock inputs (IN0, IN1) to four pairs of
differential LVPECL clock outputs (OUT0, OUT3) with
minimum skew for clock distribution. The
CDCLVP1204 can accept two clock sources into an
input multiplexer. The inputs can be LVPECL, LVDS,
or LVCMOS/LVTTL.
The CDCLVP1204 is specifically designed for driving
50-Ω transmission lines. When driving the inputs in
single-ended mode, the LVPECL bias voltage
(VAC_REF) should be applied to the unused negative
input pin. However, for high-speed performance up to
2 GHz, differential mode is strongly recommended.
APPLICATIONS
•
•
•
•
Wireless Communications
Telecommunications/Networking
Medical Imaging
Test and Measurement Equipment
The CDCLVP1204 is packaged in a small 16-pin,
3-mm x 3-mm QFN package and is characterized for
operation from –40°C to +85°C.
VCC
INP0
INP1
IN_MUX
INN0
LVPECL
4
4
OUTP[3...0]
OUTN[3...0]
INN1
IN_SEL
VAC_REF
Reference
Generator
GND
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2009–2011, Texas Instruments Incorporated
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
AVAILABLE OPTIONS (1)
TA
PACKAGED DEVICES
FEATURES
CDCLVP1204RGTT
16-pin QFN (RGT) package, small tape and reel
CDCLVP1204RGTR
16-pin QFN (RGT) package, tape and reel
–40°C to +85°C
(1)
For the most current specifications and package information, see the Package Option Addendum located at the end of this data sheet or
refer to our web site at www.ti.com.
ABSOLUTE MAXIMUM RATINGS
Over operating free-air temperature range (unless otherwise noted). (1)
CDCLVP1204
UNIT
–0.5 to 4.6
V
–0.5 to VCC +0.5
V
–0.5 to VCC+0.5
V
Input current
20
mA
Output current
50
mA
Specified free-air temperature range (no airflow)
–40 to +85
°C
TSTG
Storage temperature range
–65 to +150
°C
TJ
Maximum junction temperature
+125
°C
ESD
Electrostatic discharge (HBM)
2
kV
VCC
Supply voltage range (2)
VIN
Input voltage range
VOUT
Output voltage range
IIN
IOUT
TA
(1)
(2)
(3)
(3)
(3)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
All supply voltages must be supplied simultaneously.
The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
RECOMMENDED OPERATING CONDITIONS
Over operating free-air temperature range (unless otherwise noted).
CDCLVP1204
PARAMETER
VCC
Supply voltage
TA
Ambient temperature
MIN
TYP
MAX
2.375
2.50/3.30
3.60
V
+85
°C
–40
PACKAGE DISSIPATION RATINGS (1)
UNIT
(2)
VALUE
PARAMETER
θJA
θJP
(1)
(2)
(3)
2
Thermal resistance, junction-to-ambient
(3)
TEST
CONDITIONS
2 × 2 VIAS
ON PAD
UNIT
0 LFM
51.8
°C/W
150 LFM
22.6
°C/W
400 LFM
19.2
°C/W
6.12
°C/W
Thermal resistance, junction-to-pad
The package thermal resistance is calculated in accordance with JESD 51 and JEDEC 2S2P (high-K board).
Connected to GND with four thermal vias (0.3-mm diameter).
θJP (junction-to-pad) is used for the QFN package, because the primary heat flow is from the junction to the GND pad of the QFN
package.
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
ELECTRICAL CHARACTERISTICS: LVCMOS Input (1)
At VCC = 2.375 V to 3.6 V and TA = –40°C to +85°C (unless otherwise noted).
CDCLVP1204
PARAMETER
fIN
TEST CONDITIONS
TYP
MAX
UNIT
200
MHz
1.8
V
Vth + 0.1
VCC
V
0
Vth – 0.1
V
40
μA
Input frequency
External threshold voltage applied to
complementary input
Vth
Input threshold voltage
VIH
Input high voltage
VIL
Input low voltage
IIH
Input high current
VCC = 3.6 V, VIH = 3.6 V
IIL
Input low current
VCC = 3.6 V, VIL = 0 V
ΔV/ΔT
Input edge rate
ICAP
Input capacitance
(1)
MIN
20% to 80%
1.1
–40
μA
1.5
V/ns
5
pF
Figure 3 and Figure 4 show dc test setup.
ELECTRICAL CHARACTERISTICS: Differential Input (1)
At VCC = 2.375 V to 3.6 V and TA = –40°C to +85°C (unless otherwise noted).
CDCLVP1204
PARAMETER
fIN
Input frequency
TEST CONDITIONS
TYP
Clock input
MAX
UNIT
2000
MHz
fIN ≤ 1.5 GHz
0.1
1.5
V
1.5 GHz ≤ fIN ≤ 2 GHz
0.2
1.5
V
1.0
VCC – 0.3
V
40
μA
VIN, DIFF, PP
Differential input peak-peak voltage
VICM
Input common-mode level
IIH
Input high current
VCC = 3.6 V, VIH = 3.6 V
IIL
Input low current
VCC = 3.6 V, VIL = 0 V
ΔV/ΔT
Input edge rate
ICAP
Input capacitance
(1)
MIN
20% to 80%
–40
μA
1.5
V/ns
5
pF
Figure 5 and Figure 6 show dc test setup. Figure 7 shows ac test setup.
ELECTRICAL CHARACTERISTICS: LVPECL Output (1)
At VCC = 2.375 V to 2.625 V and TA = –40°C to +85°C (unless otherwise noted).
CDCLVP1204
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VOH
Output high voltage
VCC – 1.26
VCC – 0.9
V
VOL
Output low voltage
VCC – 1.7
VCC – 1.3
V
VOUT, DIFF, PP
Differential output peak-peak voltage
0.5
1.35
V
VAC_REF
Input bias voltage (2)
VCC – 1.6
VCC – 1.1
V
VIN, DIFF, PP = 0.1V
450
ps
VIN, DIFF, PP = 0.3V
450
ps
100
ps
15
ps
50
ps
tPD
Propagation delay
tSK,PP
Part-to-part skew
tSK,O
Output skew
tSK,P
tRJIT
(1)
(2)
Pulse skew (with 50% duty cycle input)
Random additive jitter (with 50% duty
cycle input)
fIN ≤ 2 GHz
IAC_REF = 2 mA
Crossing-point-to-crossing-point distortion,
fOUT = 100 MHz
–50
fOUT = 100 MHz, VIN,SE = VCC, Vth = 1.25 V,
10 kHz to 20 MHz
0.081
ps, RMS
fOUT = 100 MHz, VIN,SE = 0.9 V,
Vth = 1.1 V, 10 kHz to 20 MHz
0.091
ps, RMS
fOUT = 2 GHz, VIN,DIFF,PP = 0.2 V,
VICM = 1 V, 10 kHz to 20 MHz
0.041
ps, RMS
fOUT = 100 MHz, VIN,DIFF,PP = 0.15 V,
VICM = 1 V, 10 kHz to 20 MHz
0.088
ps, RMS
Figure 8 and Figure 9 show dc and ac test setup.
Internally generated bias voltage (VAC_REF) is for 3.3-V operation only. It is recommended to apply externally generated bias voltage for
VCC < 3.0 V.
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
3
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
ELECTRICAL CHARACTERISTICS: LVPECL Output(1) (continued)
At VCC = 2.375 V to 2.625 V and TA = –40°C to +85°C (unless otherwise noted).
CDCLVP1204
PARAMETER
TEST CONDITIONS
MIN
fOUT = 100 MHz, VIN,DIFF,PP = 1 V,
VICM = 1 V, 10 kHz to 20 MHz
tR/tF
Output rise/fall time
IEE
Supply internal current
ICC
Output and internal supply current
TYP
MAX
0.081
UNIT
ps, RMS
20% to 80%
200
ps
Outputs unterminated
45
mA
All outputs terminated, 50 Ω to VCC – 2
170
mA
MAX
UNIT
ELECTRICAL CHARACTERISTICS: LVPECL Output (1)
At VCC = 3.0 V to 3.6 V and TA = –40°C to +85°C (unless otherwise noted).
CDCLVP1204
PARAMETER
TEST CONDITIONS
MIN
TYP
VOH
Output high voltage
VCC – 1.26
VCC – 0.9
V
VOL
Output low voltage
VCC – 1.7
VCC – 1.3
V
VOUT, DIFF, PP
Differential output peak-peak voltage
0.65
1.35
V
VAC_REF
Input bias voltage
VCC – 1.6
VCC – 1.1
V
VIN, DIFF, PP = 0.1V
450
ps
VIN, DIFF, PP = 0.3V
450
ps
100
ps
15
ps
50
ps
tPD
Propagation delay
tSK,PP
Part-to-part skew
tSK,O
Output skew
tSK,P
tRJIT
Crossing-point-to-crossing-point distortion,
fOUT = 100 MHz
Random additive jitter (with 50% duty
cycle input)
Output rise/fall time
IEE
Supply internal current
ICC
Output and internal supply current
4
IAC_REF = 2 mA
Pulse skew (with 50% duty cycle input)
tR/tF
(1)
fIN ≤ 2 GHz
–50
fOUT = 100 MHz, VIN,SE = VCC, Vth = 1.65 V,
10 kHz to 20 MHz
0.079
ps, RMS
fOUT = 100 MHz, VIN,SE = 0.9 V,
Vth = 1.1 V, 10 kHz to 20 MHz
0.097
ps, RMS
fOUT = 2 GHz, VIN,DIFF,PP = 0.2 V,
VICM = 1 V, 10 kHz to 20 MHz
0.058
ps, RMS
fOUT = 100 MHz, VIN,DIFF,PP = 0.15 V,
VICM = 1 V, 10 kHz to 20 MHz
0.094
ps, RMS
fOUT = 100 MHz, VIN,DIFF,PP = 1 V,
VICM = 1 V, 10 kHz to 20 MHz
0.088
ps, RMS
20% to 80%
200
ps
Outputs unterminated
45
mA
All outputs terminated, 50 Ω to VCC – 2
170
mA
Figure 8 and Figure 9 show dc and ac test setup.
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
8
VAC_REF
7
INN0
6
INP0
5
VCC
OUTN1
OUTP1
OUTN0
OUTP0
11
10
9
3
4
INN1
(1)
INP1
16
Thermal Pad
2
15
IN_SEL
OUTP3
CDCLVP1204
1
OUTN2
14
OUTN3
(1)
13
GND
OUTP2
12
RGT PACKAGE
QFN-16
(TOP VIEW)
Thermal pad must be soldered to ground.
PIN DESCRIPTIONS
CDCLVP1204 Pin Descriptions
TERMINAL
NAME
TERMINAL
NO.
TYPE
PULL-UP/
PULLDOWN
DESCRIPTION
VCC
5
Power
—
3.3-V supply for the device
GND
1
Ground
—
Device ground
INP0, INN0
6, 7
Input
—
Differential input pair or single-ended input. Unused input pair can be left floating.
INP1, INN1
3, 4
Input
—
Redundant differential input pair or single-ended input. Unused input pair can be
left floating.
OUTP3,
OUTN3
15, 16
Output
—
Differential LVPECL output pair no. 3. Unused output pair can be left floating.
OUTP2,
OUTN2
13, 14
Output
—
Differential LVPECL output pair no. 2. Unused output pair can be left floating.
OUTP1,
OUTN1
11, 12
Output
—
Differential LVPECL output pair no. 1. Unused output pair can be left floating.
OUTP0
OUTN0
9, 10
Output
—
Differential LVPECL output pair no. 0. Unused output pair can be left floating.
VAC_REF
8
—
—
Bias voltage output for capacitive-coupled inputs. Do not use VAC_REF at VCC <
3.0 V. If used, it is recommended to use a 0.1-μF capacitor to GND on this pin.
The output current is limited to 2 mA.
IN_SEL
2
—
Pulldown
MUX select input for input choice (see Table 2)
(see Table 1)
Table 1. Pin Characteristics
PARAMETER
RPULLDOWN
MIN
TYP
Input pulldown resistor
150
MAX
UNITS
kΩ
Table 2. Input Selection Table
IN_SEL
ACTIVE CLOCK INPUT
0
INP0, INN0
1
INP1, INN1
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
5
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
TYPICAL CHARACTERISTICS
At TA = –40°C to +85°C (unless otherwise noted).
Differential Output Peak-to-Peak Voltage (V)
DIFFERENTIAL OUTPUT PEAK-TO-PEAK VOLTAGE
vs FREQUENCY
1.0
VCC = 2.375 V
TA = -40°C to +85°C
VICM = 1 V
VIN,DIFF,PP = Min
0.9
0.8
0.7
0.6
0.5
0.4
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
Frequency (GHz)
Figure 1.
Differential Output Peak-to-Peak Voltage (V)
DIFFERENTIAL OUTPUT PEAK-TO-PEAK VOLTAGE
vs FREQUENCY
1.1
1.2
1.3
1.0
0.9
0.8
0.7
VCC = 3.0 V
TA = -40°C to +85°C
VICM = 1 V
VIN,DIFF,PP = Min
0.6
0.5
0.4
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
Frequency (GHz)
Figure 2.
6
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
TEST CONFIGURATIONS
This section describes the function of each block for the CDCLVP1204. Figure 3 through Figure 9 illustrate how
the device should be setup for a variety of test configurations.
IN
VIH
Vth
VIL
IN
Vth
Figure 3. DC-Coupled LVCMOS Input During Device Test
VCC
VIHmax
Vthmax
VILmax
VIH
Vth
Vth
VIL
VIHmin
Vthmin
VILmin
GND
Figure 4. Vth Variation over LVCMOS Levels
VCC
VCC
130 W
130 W
CDCLVP1204
LVPECL
82 W
82 W
Figure 5. DC-Coupled LVPECL Input During Device Test
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
7
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
100 W
LVDS
CDCLVP1204
Figure 6. DC-Coupled LVDS Input During Device Test
VCC
VCC
82 W
82 W
CDCLVP1204
Differential
130 W
130 W
Figure 7. AC-Coupled Differential Input to Device
Oscilloscope
LVPECL
50 W
50 W
VCC - 2 V
Figure 8. LVPECL Output DC Configuration During Device Test
Phase Noise
Analyzer
LVPECL
150 W
150 W
50 W
Figure 9. LVPECL Output AC Configuration During Device Test
8
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
Figure 10 shows the output voltage and rise/fall time. Output and part-to-part skew are shown in Figure 11.
VOH
OUTNx
VOD
VOL
OUTPx
80%
VOUT,DIFF,PP (= 2 ´ VOD)
20%
0V
tR
tF
Figure 10. Output Voltage and Rise/Fall Time
INNx
INPx
tPLH0
tPLH0
tPLH1
tPLH1
OUTN0
OUTP0
OUTN1
OUTP1
tPLH2
tPLH2
OUTN2
OUTP2
tPLH3
tPLH3
OUTN3
OUTP3
(1)
Output skew is calculated as the greater of the following: As the difference between the fastest and the slowest tPLHn
(n = 0, 1, 2, 3), or as the difference between the fastest and the slowest tPHLn (n = 0, 1, 2, 3).
(2)
Part-to-part skew is calculated as the greater of the following: As the difference between the fastest and the slowest
tPLHn (n = 0, 1, 2, 3) across multiple devices, or the difference between the fastest and the slowest tPHLn (n = 0, 1, 2,
3) across multiple devices.
Figure 11. Output and Part-to-Part Skew
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
9
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
APPLICATION INFORMATION
Thermal Management
Power consumption of the CDCLVP1204 can be high enough to require attention to thermal management. For
reliability and performance reasons, the die temperature should be limited to a maximum of +125°C. That is, as
an estimate, ambient temperature (TA) plus device power consumption times θJA should not exceed +125°C.
The device package has an exposed pad that provides the primary heat removal path to the printed circuit board
(PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a
ground plane must be incorporated into the PCB within the footprint of the package. The exposed pad must be
soldered down to ensure adequate heat conduction out of the package. Figure 12 shows a recommended land
and via pattern.
1,6 mm (min)
0,33 mm (typ)
0,5 mm (typ)
Figure 12. Recommended PCB Layout
Power-Supply Filtering
High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the
additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when
jitter/phase noise is very critical to applications.
Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass
capacitors provide the very low impedance path for high-frequency noise and guard the power-supply system
against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required
by the device and should have low equivalent series resistance (ESR). To properly use the bypass capacitors,
they must be placed very close to the power-supply pins and laid out with short loops to minimize inductance. It
is recommended to add as many high-frequency (for example, 0.1-μF) bypass capacitors as there are supply
pins in the package. It is recommended, but not required, to insert a ferrite bead between the board power supply
and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these
beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with
very low dc resistance because it is imperative to provide adequate isolation between the board supply and the
chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required
for proper operation.
10
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
Figure 13 illustrates this recommended power-supply decoupling method.
VCC
Board
Supply
Chip
Supply
Ferrite Bead
C
10 mF
C
1 mF
C
0.1 mF
Figure 13. Power-Supply Decoupling
LVPECL Output Termination
The CDCLVP1204 is an open emitter for LVPECL outputs. Therefore, proper biasing and termination are
required to ensure correct operation of the device and to minimize signal integrity. The proper termination for
LVPECL outputs is a 50 Ω to (VCC –2) V, but this dc voltage is not readily available on PCB. Therefore, a
Thevenin equivalent circuit is worked out for the LVPECL termination in both direct-coupled (dc) and ac-coupled
configurations. These configurations are shown in Figure 14a and b for VCC = 2.5 V and Figure 15a and b for VCC
= 3.3 V, respectively. It is recommended to place all resistive components close to either the driver end or the
receiver end. If the supply voltage for the driver and receiver is different, ac coupling is required.
VCC
VCC
250 W
250 W
CDCLVP1204
LVPECL
62.5 W
62.5 W
(a) Output DC Termination
VBB
CDCLVP1204
LVPECL
86 W
86 W
50 W
50 W
(b) Output AC Termination
Figure 14. LVPECL Output DC and AC Termination for VCC = 2.5 V
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
11
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
VCC
VCC
130 W
130 W
CDCLVP1204
LVPECL
82 W
82 W
(a) Output DC Termination
VBB
CDCLVP1204
150 W
LVPECL
150 W
50 W
50 W
(b) Output AC Termination
Figure 15. LVPECL Output DC and AC Termination for VCC = 3.3 V
Input Termination
The CDCLVP1204 inputs can be interfaced with LVPECL, LVDS, or LVCMOS drivers. Figure 16 illustrates how
to dc couple an LVCMOS input to the CDCLVP1204. The series resistance (RS) should be placed close to the
LVCMOS driver; its value is calculated as the difference between the transmission line impedance and the driver
output impedance.
VIH
Vth
VIL
RS
LVCMOS
CDCLVP1204
Vth =
VIH + VIL
2
Figure 16. DC-Coupled LVCMOS Input to CDCLVP1204
12
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
Figure 17 shows how to dc couple LVDS inputs to the CDCLVP1204. Figure 18 and Figure 19 describe the
method of dc coupling LVPECL inputs to the CDCLVP1204 for VCC = 2.5 V and VCC = 3.3 V, respectively.
100 W
LVDS
CDCLVP1204
Figure 17. DC-Coupled LVDS Inputs to CDCLVP1204
VCC
VCC
250 W
250 W
CDCLVP1204
LVPECL
62.5 W
62.5 W
Figure 18. DC-Coupled LVPECL Inputs to CDCLVP1204 (VCC = 2.5 V)
VCC
VCC
130 W
130 W
CDCLVP1204
LVPECL
82 W
82 W
Figure 19. DC-Coupled LVPECL Inputs to CDCLVP1204 (VCC = 3.3 V)
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
13
CDCLVP1204
SCAS880C – AUGUST 2009 – REVISED AUGUST 2011
www.ti.com
Figure 20 and Figure 21 show the technique of ac coupling differential inputs to the CDCLVP1204 for VCC = 2.5
V and VCC = 3.3 V, respectively. It is recommended to place all resistive components close to either the driver
end or the receiver end. If the supply voltages of the driver and receiver are different, ac coupling is required.
VCC
VCC
96 W
96 W
CDCLVP1204
Differential
105 W
105 W
Figure 20. AC-Coupled LVPECL Inputs to CDCLVP1204 (VCC = 2.5 V)
VCC
VCC
82 W
82 W
CDCLVP1204
Differential
130 W
130 W
Figure 21. AC-Coupled LVPECL Inputs to CDCLVP1204 (VCC = 3.3 V)
REVISION HISTORY
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision B (May, 2010) to Revision C
Page
•
Corrected VIL parameter description in Electrical Characteristics table for LVCMOS inputs ............................................... 3
•
Added footnote (2) to Electrical Characteristics table for LVPECL Output, VCC = 2.375 V to 2.625 V ................................ 3
•
Revised description of pin 8 .................................................................................................................................................. 5
•
Changed recommended resistor values in Figure 14(a) .................................................................................................... 11
•
Changed recommended resistor values in Figure 18 ......................................................................................................... 13
•
Changed recommended resistor values in Figure 19 ......................................................................................................... 13
Changes from Revision A (October, 2009) to Revision B
Page
•
Changed descriptions of INP0, INP1 and INN0, INN1 pins in Pin Descriptions table .......................................................... 5
•
Changed descriptions of all output pins in Pin Descriptions table ........................................................................................ 5
14
Submit Documentation Feedback
Copyright © 2009–2011, Texas Instruments Incorporated
Product Folder Link(s): CDCLVP1204
PACKAGE OPTION ADDENDUM
www.ti.com
24-Jan-2013
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package Qty
Drawing
Eco Plan
Lead/Ball Finish
(2)
MSL Peak Temp
Op Temp (°C)
Top-Side Markings
(3)
(4)
CDCLVP1204RGTR
ACTIVE
QFN
RGT
16
3000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
1204
CDCLVP1204RGTT
ACTIVE
QFN
RGT
16
250
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
1204
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
Only one of markings shown within the brackets will appear on the physical device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Feb-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
CDCLVP1204RGTR
QFN
RGT
16
3000
330.0
12.4
3.3
3.3
1.1
8.0
12.0
Q2
CDCLVP1204RGTT
QFN
RGT
16
250
330.0
12.4
3.3
3.3
1.1
8.0
12.0
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Feb-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
CDCLVP1204RGTR
QFN
RGT
16
3000
338.1
338.1
20.6
CDCLVP1204RGTT
QFN
RGT
16
250
338.1
338.1
20.6
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2013, Texas Instruments Incorporated
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Texas Instruments:
CDCLVP1204RGTR CDCLVP1204RGTT