Cypress CYNSE10512-83FGCI Ayamaâ ¢ 10000 network search engine Datasheet

CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Ayama™ 10000
Network Search Engine
Cypress Semiconductor Corporation
Document #: 38-02069 Rev. *F
•
3901 North First Street
•
San Jose, CA 95134
•
408-943-2600
Revised July 13, 2004
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
TABLE OF CONTENTS
1.0 FEATURES .................................................................................................................................... 10
2.0 OVERVIEW .................................................................................................................................... 11
3.0 DEVICE ARCHITECTURE OVERVIEW ......................................................................................... 13
3.1 Data Array, Mask Array and Table Widths ................................................................................ 13
3.2 Data and Mask Addressing ....................................................................................................... 14
3.3 Successful Search and Multiple Match Arbitration .................................................................... 14
4.0 SIGNALS DESCRIPTION .............................................................................................................. 15
5.0 FUNCTIONAL DESCRIPTION ....................................................................................................... 18
5.1 Modes of Operation .................................................................................................................. 18
5.1.1 Non-Enhanced Mode ...................................................................................................................... 18
5.1.2 Enhanced Mode .............................................................................................................................. 18
5.1.2.1 Mini-Key ........................................................................................................................................................ 19
5.1.2.2 Soft Priority ................................................................................................................................................... 19
5.1.2.3 Parity ............................................................................................................................................................. 20
5.1.2.4 MultiSearch ................................................................................................................................................... 22
5.1.2.5 Enhanced Learn Operation .......................................................................................................................... 23
5.2 I/O Interfaces ............................................................................................................................ 23
5.2.1 ASIC Interface ................................................................................................................................. 24
5.2.2 SRAM Interface ............................................................................................................................... 24
5.2.3 Cascade Interface ........................................................................................................................... 24
5.3 Output Signals Default Driver/Last Device Designation (LRAM and LDEV) ............................. 25
5.4 Registers ................................................................................................................................... 25
5.4.1 Comparand Register (CMPR) ......................................................................................................... 26
5.4.2 Global Mask Register (GMR) .......................................................................................................... 26
5.4.3 Search Successful Register (SSR) ................................................................................................. 27
5.4.4 Command Register (COMMAND) ................................................................................................... 28
5.4.5 Information Register (INFO) ............................................................................................................ 30
5.4.6 Read Burst Address Register (RBURREG) .................................................................................... 30
5.4.7 Write Burst Address Register (WBURREG) .................................................................................... 31
5.4.8 Next-free Address Register (NFA) .................................................................................................. 31
5.4.9 Configuration Register (CONFIG) ................................................................................................... 32
5.4.10 Hardware Register (HARDWARE) ................................................................................................ 33
5.4.11 Parity Control Register (PARITY) .................................................................................................. 34
5.4.12 Control Register (CPR[0:15]) ........................................................................................................ 35
5.4.13 Search Result Register (SRR[15:0]) ............................................................................................. 36
5.4.14 Block Mini-Key Register (BMR) ..................................................................................................... 37
5.4.15 Block Priority Register (BPR) ........................................................................................................ 38
5.4.16 Block Parity Register (BPAR) ........................................................................................................ 39
5.4.17 Block NFA Register (BNFA) .......................................................................................................... 39
5.4.18 Block Priority Register Aliases (BPRA) ......................................................................................... 40
5.5 Multi-Hit Description .................................................................................................................. 41
5.6 Clocks ....................................................................................................................................... 42
5.7 Phase-Locked Loop .................................................................................................................. 43
5.8 Pipeline Latency ........................................................................................................................ 43
5.9 DQ Bus Encoding of Ayama 10000 Address Space ................................................................. 43
5.9.1 Addressing the Data Array, Mask Array and External SRAM ......................................................... 44
5.9.2 Addressing the Internal Registers ................................................................................................... 45
Document #: 38-02069 Rev. *F
Page 2 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
TABLE OF CONTENTS (continued)
5.10 Depth Cascading .................................................................................................................... 45
5.10.1 Depth Cascading up to Eight Devices in One Block ..................................................................... 45
5.10.2 Depth Cascading up to 31 Devices in 4 Blocks ............................................................................ 47
5.10.3 Depth Cascading for a FULL Signal .............................................................................................. 47
5.11 Device Selection in a Cascaded System ................................................................................ 48
5.12 Power-up Sequence ............................................................................................................... 49
6.0 OPERATIONS AND TIMING DIAGRAMS ..................................................................................... 50
6.1 Command Encoding ................................................................................................................. 50
6.2 Command Bus Parameters ....................................................................................................... 50
6.2.1 Non-Enhanced Mode (EMODE = 0) ............................................................................................... 50
6.2.2 Enhanced Mode (EMODE = 1) with MultiSearch Disabled (MSE = 0) ............................................ 51
6.2.3 Enhanced Mode (EMODE = 1) with MultiSearch Enabled (MSE = 1) ............................................ 51
6.3 Read Command ........................................................................................................................ 51
6.3.1 Single Read ..................................................................................................................................... 52
6.3.2 Burst Read ...................................................................................................................................... 52
6.3.3 Read Parity ..................................................................................................................................... 53
6.4 Write Command ........................................................................................................................ 53
6.4.1 Single Write ..................................................................................................................................... 54
6.4.2 Burst Write ...................................................................................................................................... 54
6.4.3 Parallel Write ................................................................................................................................... 55
6.5 Search Command ..................................................................................................................... 56
6.5.1 Mixed-size Single Searches with One Device on Tables Configured with Different Widths ........... 56
6.5.2 Mixed-size Multi Searches with One Device on Tables Configured with Different Widths .............. 58
6.5.3 72-bit Single Search for 1 device or cascade up to eight devices ................................................... 60
6.5.4 72-bit MultiSearch for One Device or Cascade Up to Eight Devices .............................................. 65
6.5.5 144-bit Single Search for Cascade Up to 31 Devices ..................................................................... 72
6.5.6 576-bit Single Search for One Device or Cascade up to Eight Devices ......................................... 85
6.5.7 576-bit MultiSearch for One Device or Cascade up to Eight Devices ............................................. 89
6.5.8 Mixed-size Single Searches with 31 Devices on Tables Configured with Different Widths ............ 95
6.5.9 Mixed-size Multi Searches with 8 Devices on Tables Configured with Different Widths ............... 107
6.6 Learn Command ..................................................................................................................... 113
6.6.1 Non-Enhanced Mode .................................................................................................................... 113
6.6.2 Enhanced Mode ............................................................................................................................ 114
6.6.3 Learn Operation on Depth-Cascaded Table ................................................................................. 117
6.7 SRAM PIO Access .................................................................................................................. 121
6.7.1 SRAM Read with a Table of One Device ...................................................................................... 121
6.7.2 SRAM Read with a Table of up to Eight Devices .......................................................................... 122
6.7.3 SRAM Read with a Table of up to 31 Devices .............................................................................. 125
6.7.4 SRAM Write with a Table of One Device ...................................................................................... 127
6.7.5 SRAM Write with a Table of up to Eight Devices .......................................................................... 129
6.7.6 SRAM Write with Table(s) Consisting of up to 31 Devices ........................................................... 131
6.8 Timing Sequences for Back-to-Back Operations .................................................................... 133
6.9 Full Signal Timing Diagram ..................................................................................................... 134
7.0 JTAG (IEEE 1149.1) ..................................................................................................................... 135
8.0 POWER CONSUMPTION ............................................................................................................ 136
9.0 ELECTRICAL SPECIFICATIONS ................................................................................................ 137
Document #: 38-02069 Rev. *F
Page 3 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
TABLE OF CONTENTS (continued)
10.0 AC TIMING PARAMETERS, WAVEFORMS AND TEST CONDITIONS ................................... 138
10.1 AC Timing Parameters and Waveforms with CLK2X ........................................................... 138
10.2 AC Timing Parameters and Waveforms with CLK1X ........................................................... 140
10.3 AC Test Conditions and Output Loads ................................................................................. 143
10.3.1 LVCMOS 2.5V/1.8V .................................................................................................................... 143
10.3.2 HSTL I/II ...................................................................................................................................... 144
11.0 PIN ASSIGNMENT AND PINOUT DIAGRAM ........................................................................... 145
12.0 PACKAGE DIAGRAMS ............................................................................................................. 151
13.0 ORDERING INFORMATION ...................................................................................................... 151
Document #: 38-02069 Rev. *F
Page 4 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
LIST OF FIGURES
Figure 2-1. Ayama™ 10000 Block Diagram .......................................................................................... 11
Figure 2-2. Example of Switch/Router Implementation Using Ayama 10000 ........................................ 12
Figure 3-1. Ayama 10000 Database Table Widths ................................................................................ 13
Figure 3-2. Multi-Width Database Configuration Example..................................................................... 13
Figure 3-3. Addressing the Ayama 10000 Data and Mask Arrays......................................................... 14
Figure 5-1. Blocks and Block Registers Association ............................................................................. 19
Figure 5-2. Mini-Key Register Contents................................................................................................. 19
Figure 5-3. Sub-Blocks and Soft Priority Associations .......................................................................... 20
Figure 5-4. Timing Diagram of a DQ Bus Parity Error (288-bit Search, TLSZ=00)................................ 21
Figure 5-5. Timing Diagram of a Core Parity Error (TLSZ=00).............................................................. 22
Figure 5-6. MultiSearch Operation Overview......................................................................................... 22
Figure 5-7. Ayama 10000 I/O Interfaces................................................................................................ 24
Figure 5-8. Comparand Register Selection During Search and Learn Instructions ............................... 26
Figure 5-9. Addressing the Global Mask Register Array ....................................................................... 27
Figure 5-10. Search Successful Register .............................................................................................. 27
Figure 5-11. Command Register ........................................................................................................... 28
Figure 5-12. Information Register .......................................................................................................... 30
Figure 5-13. Read Burst Register .......................................................................................................... 30
Figure 5-14. Write Burst Address Register ............................................................................................ 31
Figure 5-15. Next-free Address Register ............................................................................................... 31
Figure 5-16. Configuration Register....................................................................................................... 32
Figure 5-17. Hardware Register ............................................................................................................ 33
Figure 5-18. Parity Control Register ...................................................................................................... 34
Figure 5-19. Selection of the CPR through GMR Index......................................................................... 35
Figure 5-20. Control Register ................................................................................................................ 35
Figure 5-21. Search Result Register ..................................................................................................... 36
Figure 5-22. Block Mini-Key Register .................................................................................................... 37
Figure 5-23. Block Priority Register ....................................................................................................... 38
Figure 5-24. Block Parity Register ......................................................................................................... 39
Figure 5-25. Block NFA Register ........................................................................................................... 39
Figure 5-26. Block Priority Register Aliases .......................................................................................... 40
Figure 5-27. Ayama 10000 Clocks (CLK2X and PHS_L) ...................................................................... 42
Figure 5-28. Ayama 10000 Clocks (CLK1X).......................................................................................... 42
Figure 5-29. Ayama 10000 Clocks for All Timing Diagrams .................................................................. 42
Figure 5-30. Data Array, Mask Array and External SRAM Address Space Encoding ........................... 44
Figure 5-31. Internal Register Address Space Encoding....................................................................... 45
Figure 5-32. Depth Cascading in a Single Block ................................................................................... 46
Figure 5-33. Depth Cascading 4 Blocks ................................................................................................ 47
Figure 5-34. FULL Signal Generation in a Cascaded Table.................................................................. 48
Figure 5-35. Proper Power-up Sequence .............................................................................................. 49
Figure 6-1. Single-Location Read Cycle Timing .................................................................................... 52
Figure 6-2. Burst Read of the Data and Mask Arrays (BLEN = 4) ......................................................... 53
Figure 6-3. Single Write Cycle Timing ................................................................................................... 54
Figure 6-4. Burst Write of the Data and Mask Arrays (BLEN = 4) ......................................................... 55
Figure 6-5. Timing Diagram for Mixed Single Search (One Device)...................................................... 57
Figure 6-6. Multiwidth Configurations Using CYNSE10512 as an Example .......................................... 58
Figure 6-7. Timing Diagram for Mixed MultiSearch (One Device) ......................................................... 59
Figure 6-8. Multiwidth Configurations Using CYNSE10512 as an Example .......................................... 60
Figure 6-9. Hardware Diagram for a Table with Eight Devices.............................................................. 61
Document #: 38-02069 Rev. *F
Page 5 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
LIST OF FIGURES (continued)
Figure 6-10. Timing Diagram for 72-bit Search Device Number 0......................................................... 62
Figure 6-11. Timing Diagram for 72-bit Search Device Number 1......................................................... 63
Figure 6-12. Timing Diagram for 72-bit Search Device Number 7 (Last Device) .................................. 64
Figure 6-13. ×72 Table with Eight Devices ............................................................................................ 65
Figure 6-14. Hardware Diagram for a Table with Eight Devices for MultiSearch .................................. 66
Figure 6-15. Timing Diagram for 72-bit MultiSearch Device Number 0 ................................................. 68
Figure 6-16. Timing Diagram for 72-bit MultiSearch Device Number 1 ................................................. 69
Figure 6-17. Timing Diagram for 72-bit MultiSearch Device Number 7 (Last Device) ........................... 70
Figure 6-18. ×72 Table with in MultiSearchMode................................................................................... 71
Figure 6-19. Hardware Diagram for a Table with 31 Devices ................................................................ 73
Figure 6-20. 144-bit Search for Devices in Block #0 and Above Block #1 Winning Device .................. 74
Figure 6-21. 144-bit Search Timing Diagram for Block #1 Global Winning Device ............................... 75
Figure 6-22. 144-bit Search Timing Diagram for Devices Below Block #1 Winning Device .................. 76
Figure 6-23. 144-bit Search Timing Diagram for Devices Above Block #2 Winning Device.................. 77
Figure 6-24. 144-bit Search Timing Diagram for Block #2 Global Winning Device ............................... 78
Figure 6-25. 144-bit Search Timing Diagram for Devices Below Block #2 Winning Device .................. 79
Figure 6-26. 144-bit Search Timing Diagram for Devices Above Block #3 Winning Device.................. 80
Figure 6-27. 144-bit Search Timing Diagram for Block #3 Global Winning Device ............................... 81
Figure 6-28. 144-bit Search Diagram Below Block #3 Winning Device Except the Last Device ........... 82
Figure 6-29. 144-bit Search Timing Diagram for Device Number 6 in Block #3 .................................... 83
Figure 6-30. ×144 Table with 31 Devices .............................................................................................. 84
Figure 6-31. Timing Diagram for 576-bit Single Search Device Number 0............................................ 86
Figure 6-32. Timing Diagram for 576-bit Single Search Device Number 1............................................ 87
Figure 6-33. Timing Diagram for 576-bit Single Search Device Number 7 (Last Device) ..................... 88
Figure 6-34. ×576 Table with Eight Devices .......................................................................................... 89
Figure 6-35. Timing Diagram for 576-bit MultiSearch Device Number 0 ............................................... 91
Figure 6-36. Timing Diagram for 576-bit MultiSearch Device Number 1 ............................................... 92
Figure 6-37. Timing Diagram for 576-bit MultiSearch Device Number 7 (Last Device) ......................... 93
Figure 6-38. ×576 Table with Eight Devices .......................................................................................... 94
Figure 6-39. Multiwidth Configurations Example with CYNSE10512s................................................... 95
Figure 6-40. Timing Diagram for Mixed Search for Devices Above Block 0 Winning Device ................ 96
Figure 6-41. Timing Diagram for Mixed Search for Block 0 Winning Device ......................................... 97
Figure 6-42. Timing Diagram for Mixed Search for Devices Below Block 0 Winning Device ................ 98
Figure 6-43. Timing Diagram for Mixed Search Above Block 1 Winning Device ................................... 99
Figure 6-44. Timing Diagram for Mixed Search for Block 1 Winning Device ....................................... 100
Figure 6-45. Timing Diagram for Mixed Search Below Block 1 Winning Device ................................. 101
Figure 6-46. Timing Diagram for Mixed Search Above Block 2 Winning Device ................................. 102
Figure 6-47. Timing Diagram for Mixed Search for Block 2 Winning Device ....................................... 103
Figure 6-48. Timing Diagram for Mixed Search Below Block 2 Winning Device ................................. 104
Figure 6-49. Timing Diagram for Mixed Search for All Except the Last Device in Block 3 .................. 105
Figure 6-50. Timing Diagram for Mixed Search for the Last Device in Block 3 ................................... 106
Figure 6-51. Multiwidth Configurations Example for MultiSearch with CYNSE10512s ....................... 107
Figure 6-52. Timing Diagram for Mixed MultiSearch (Eight Devices) for Device 0.............................. 109
Figure 6-53. Timing Diagram for Mixed MultiSearch (Eight Devices) for Device 1.............................. 110
Figure 6-54. Timing Diagram for Mixed MultiSearch (Eight Devices) for Device 2.............................. 111
Figure 6-55. Timing Diagram for Mixed MultiSearch (Eight Devices) for Device 7.............................. 112
Figure 6-56. Timing Diagram of 72-bit Learn from DQ Bus and CMPR Registers (One Device) ........ 114
Figure 6-57. Timing Diagram of 288-bit Learn from DQ Bus and CMPR Registers (One Device) ...... 115
Figure 6-58. Timing Diagram of 576-bit Learn from DQ Bus (One Device) ......................................... 116
Document #: 38-02069 Rev. *F
Page 6 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
LIST OF FIGURES (continued)
Figure 6-59. Timing Diagram of 576-bit Learn from CMPR Register (One Device) ............................ 117
Figure 6-60. Timing Diagram of Learn (TLSZ = 00 (binary), LDEV = 1 (binary)) ................................... 118
Figure 6-61. Timing Diagram of Learn (Except on the Last Device [TLSZ = 01 (binary)])................... 119
Figure 6-62. Timing Diagram of Learn on Device Number 7 (TLSZ = 01 (binary)).............................. 120
Figure 6-63. SRAM Read Access (TLSZ = 00 (binary), HLAT = 000 (binary),
LRAM = 1 (binary), LDEV = 1 (binary))................................................................................................ 122
Figure 6-64. Hardware Diagram of a Block of Eight Devices .............................................................. 123
Figure 6-65. SRAM Read of Device #0 in a Block of Eight Devices .................................................... 124
Figure 6-66. SRAM Read Timing of Device #7 in a Block of Eight Devices ........................................ 125
Figure 6-67. Hardware Diagram of 31 Devices Using Four Blocks ..................................................... 126
Figure 6-68. SRAM Read of Device #0 in a Bank of 31 Devices......................................................... 126
Figure 6-69. SRAM Read of Device #0 in a Bank of 31 Devices......................................................... 127
Figure 6-70. SRAM Write Access (TLSZ = 00 (binary), HLAT = 000 (binary),
LRAM = 1 (binary), LDEV = 1 (binary))................................................................................................ 128
Figure 6-71. Hardware Diagram of a Block of Eight Devices .............................................................. 129
Figure 6-72. SRAM Write of Device #0 in a Block of Eight Devices .................................................... 130
Figure 6-73. SRAM Write Timing of Device #7 in Block of Eight Devices ........................................... 131
Figure 6-74. Table of 31 Devices (Four Blocks) .................................................................................. 132
Figure 6-75. SRAM Write of Device #0 in Bank of 31 Devices ............................................................ 132
Figure 6-76. SRAM Write Through Device #30 in Bank of 31 Devices ............................................... 133
Figure 6-77. Timing Diagram for Full Signal (TLSZ = 10).................................................................... 134
Figure 8-1. Typical Power Consumption of Ayama 10000 .................................................................. 136
Figure 10-1. AC Timing Wave Forms with CLK2X .............................................................................. 139
Figure 10-2. AC Timing Wave Forms with CLK1X .............................................................................. 142
Figure 10-3. LVCMOS I/O Input Waveform ......................................................................................... 143
Figure 10-4. Test Condition of 2.5V LVCMOS I/O Output Load Equivalent ........................................ 143
Figure 10-5. Test Condition of 2.5V High-Z LVCMOS I/O Output Load Equivalent ........................... 143
Figure 10-6. Test Condition of 1.8V High-Z LVCMOS I/O Output Load Equivalent ............................ 143
Figure 10-7. HSTL I/II I/O Input Waveform .......................................................................................... 144
Figure 10-8. Test Condition of HSTL I I/O Output Load Equivalent..................................................... 144
Figure 10-9. Test Condition of HSTL II I/O Output Load Equivalent.................................................... 144
Figure 10-10. Test Condition of HSTLI/II I/O High-Z Output Load Equivalent..................................... 144
Figure 11-1. Pinout Diagram (Top View) ............................................................................................. 145
Document #: 38-02069 Rev. *F
Page 7 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
LIST OF TABLES
Table 3-1. Bit Position Match ................................................................................................................ 14
Table 4-1. Ayama™ 10000 Signal Description ..................................................................................... 15
Table 5-1. Summary of Non-Enhanced and Enhanced Mode Features and Functions Differences .... 18
Table 5-2. Selection of Search Key, GMR, and CMPR in MultiSearch Operation ................................ 23
Table 5-3. List of Internal Registers ...................................................................................................... 25
Table 5-4. Search Successful Register Description .............................................................................28
Table 5-5. Command Register Description ........................................................................................... 28
Table 5-6. Information Register Description ......................................................................................... 30
Table 5-7. Read Burst Register Description ......................................................................................... 30
Table 5-8. Write Burst Register Description ......................................................................................... 31
Table 5-9. NFA Register Description .................................................................................................... 31
Table 5-10. Configuration Register Description .................................................................................... 32
Table 5-11. Hardware Register Description .......................................................................................... 33
Table 5-12. Parity Control Register Description ................................................................................... 34
Table 5-13. Control Register ................................................................................................................. 35
Table 5-14. Search Result Register ...................................................................................................... 36
Table 5-15. SRR’s INDEX Composition Based on STATUS ................................................................ 36
Table 5-16. Block Mini-Key Register Description ................................................................................. 37
Table 5-17. Block Priority Register Description .................................................................................... 38
Table 5-18. Block Parity Register Description ...................................................................................... 39
Table 5-19. Block NFA Register Description ........................................................................................ 39
Table 5-20. Block Priority Register Alias for Priority #0 Fields ............................................................. 41
Table 5-21. Block Priority Register Alias for Priority #1 Fields ............................................................. 41
Table 5-22. Block Priority Register Alias for Priority #2 Fields ............................................................. 41
Table 5-23. Block Priority Register Alias for Priority #3 Fields ............................................................. 41
Table 5-24. Pipeline Stages and Maximum Operating Speed. ............................................................. 43
Table 5-25. Data Array, Mask Array and External SRAM Address Space Encoding ........................... 44
Table 5-26. SRAM Address Generation ............................................................................................... 44
Table 5-27. Internal Register Address Space Encoding ....................................................................... 45
Table 5-28. Cascadability of Operations and Features ........................................................................ 45
Table 6-1. Command Codes ................................................................................................................. 50
Table 6-2. Single/Burst Read Command Parameters .......................................................................... 51
Table 6-3. Single/Burst Write Command Parameters ........................................................................... 54
Table 6-4. TLSZ[1:0] Description .......................................................................................................... 56
Table 6-5. Shift of SSF and SSV from SADR ....................................................................................... 58
Table 6-6. Hit/Miss Assumptions .......................................................................................................... 61
Table 6-7. Hit/Miss Assumption for MultiSearch Mode ......................................................................... 67
Table 6-8. Hit/Miss Assumptions .......................................................................................................... 72
Table 6-9. Hit/Miss Assumptions .......................................................................................................... 85
Table 6-10. Hit/Miss Assumptions for 576-bit Multi Search .................................................................. 90
Table 6-11. Hit/Miss Assumptions ........................................................................................................ 95
Table 6-12. Hit/Miss Assumptions in MultiSearchMode ..................................................................... 108
Table 6-13. SRAM Write Cycle Latency from Second Cycle of Learn Instruction .............................. 120
Table 6-14. Required Idle Cycles Between Commands ..................................................................... 133
Table 7-1. Supported Operations ....................................................................................................... 135
Table 7-2. TAP Device ID Register ..................................................................................................... 135
Table 9-1. DC Electrical Characteristics for Ayama 10000 ................................................................. 137
Table 9-2. Operating Conditions for Ayama 10000 ............................................................................ 137
Table 10-1. AC Timing Parameters with CLK2X ................................................................................ 138
Document #: 38-02069 Rev. *F
Page 8 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
LIST OF TABLES (continued)
Table 10-2. AC Timing Parameters with CLK1X ................................................................................ 140
Table 10-3. JTAG Timing Parameters ................................................................................................ 141
Table 10-4. 2.5V / 1.8V AC Table for LVCMOS Test Condition of Ayama 10000 .............................. 143
Table 10-5. 1.5V AC Table for HSTL Test Condition of Ayama 10000 .............................................. 144
Table 11-1. Pin Assignment ................................................................................................................ 146
Table 13-1. Ordering Information ........................................................................................................ 151
Document #: 38-02069 Rev. *F
Page 9 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
1.0
CYNSE10512
CYNSE10256
CYNSE10128
Features
• Up to 512K 36-bit entries in a single device for CYNSE10512
— 256K entries in 72-bit configuration
— 128K entries in 144-bit configuration
— 64K entries in 288-bit configuration
— 32K entries in 576-bit configuration
•Up to 256K 36-bit entries in a single device for CYNSE10256
— 128K entries in 72-bit configuration
— 64K entries in 144-bit configuration
— 32K entries in 288-bit configuration
— 16K entries in 576-bit configuration
•Up to 128K 36-bit entries in a single device for CYNSE10128
— 64K entries in 72-bit configuration
— 32K entries in 144-bit configuration
— 16K entries in 288-bit configuration
— 8K entries in 576-bit configuration
• Multiple width tables in a single device
• Single-cycle Search operation on 72-/144-bit tables
• Mini-Key-programmable search key for fine grain table selection and power conservation
• Prioritized blocks with no overhead in table management using programmable Soft Priority
• Parity support for reliable operation
• Non-Enhanced Mode and Enhanced Mode operation
— Up to 133 million searches per second in 72-/144-bit configuration
— Up to 66.5 million searches per second in 36-/288-bit configuration
— Up to 33.25 million searches per second in 576-bit configuration (Enhanced Mode Only)
• Enhanced Mode with MultiSearch operation
— Up to 266 million searches per second in 72-/144-bit configuration
— Up to 133 million searches per second in 36-/288-bit configuration
— Up to 66.5 million searches per second in 576-bit configuration
• Cascadable for depth expansion
• Glueless interface to industry-standard SRAMs and SSRAMs
• Simple hardware instruction interface
• IEEE 1149.1 test access port
• 1.2V core voltage supply
• Supports 1.5V HSTL and 1.8V/2.5V LVCMOS I/O Standards
• 388-pin BGA package
Document #: 38-02069 Rev. *F
Page 10 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
2.0
Overview
Cypress Semiconductor Corporation’s (Cypress’s) Ayama™ 10000 Network Search Engine (NSE) is designed to be a highperformance, pipelined, synchronous, 512K/256K/128K 36-bit entries NSE. This high-speed, high-capacity Ayama 10000 NSE
can be deployed in a variety of networking and communications applications. It can be used to accelerate network protocols such
as Longest-Prefix Match (CIDR), ARP, MPLS, and other layer 2, 3, and 4 protocols. The performance and features of the
Ayama 10000 make it attractive in applications such as Enterprise LAN switches and routers, and broadband switching and/or
routing equipment that supports multiple data rates at OC–48 and beyond. Ayama 10000 can operate at a maximum performance
of 266 million searches per second (MSPS).
The Ayama 10000 is designed to be scalable in order to support network database sizes of up to 15872K 36-bit entries specifically
for environments that require large network policy databases. It includes features that ease table management, reduce power
consumption and improve data integrity. The device can have its features individually enabled or disabled for flexibility based on
the needs of the applications. The Ayama 10000’s Data and Mask arrays that make up the Core are organized into blocks that
can be individually configured to optimize the device performance and provide even more flexibility.
Figure 2-1 below shows the block diagram of the Ayama 10000.
CLK_MODE
PHS_L
CLK1X/CLK2X
RST_L
CMD[10:0]
CMDV
ACK
EOT
Command
Decode
and
PIO Access
Control and Configuration
Internal Registers
TAP
Controller
ID[4:0]
DQ[71:0]
Parity
PAR[1:0]
PARERR_L
Data Array
Priority Encode
Match Logic
Address Decode
CMD Compare / PIO Data
Block Associated
Internal Registers
Mask Array
Pipeline
and
SRAM
Interface
Control
TMS
TCK
TRST_L
TDI
TDO
SADR[N:0],
OE_L
WE_L
CE_L
ALE_L
N = 25 for
CYNSE10512,
24 for
CYNSE10256,
23 for
CYNSE10128
MULTI_HIT
FULL
FULI[6:0]/LHI_1[6:0]
LHI[6:0]/LHI_0[6:0]
BHI[2:0]
FULO[1:0]/LHO_1[1:0]
Full Logic
Arbitration
Logic
LHO[1:0]/LHO_0[1:0]
BHO[2:0]
SSF
SSV
Figure 2-1. Ayama™ 10000 Block Diagram
Document #: 38-02069 Rev. *F
Page 11 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Figure 2-2 shows how an NSE subsystem can be formed using a host ASIC, a bank of Ayama 10000 devices and a bank of
SRAM devices. It presents an example of how the NSE subsystem is integrated in a switch or router. The example also shows
two possible ways of connecting the devices in the NSE subsystem. In the Associative set-up, the host ASIC sends instructions
to the NSE. Where applicable, the NSE drives the SRAM inputs and the SRAM then returns the requested data to the host ASIC.
In the Index set-up, the NSE’s SRAM address information is routed back to the host ASIC. The host ASIC then interacts with the
SRAM bank after it receives the result from the NSE.
System Bus
Network Line Interface
Program
Memory
Switch
Processor
Host
ASIC
Ayama 10000
Bank
Switch
Fabric
SRAM
Bank
NSE Subsystem
Associative Mode
Ayama 10000
Bank
Index Mode
or
Host
ASIC
SRAM
Bank
Figure 2-2. Example of Switch/Router Implementation Using Ayama 10000
Document #: 38-02069 Rev. *F
Page 12 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
3.0
Device Architecture Overview
3.1
Data Array, Mask Array and Table Widths
The Ayama 10000 device consists of M × 72-bit (M = 256K for CYNSE10512, 128K for CYNSE10256, 64K for CYNSE10128)
storage cells referred to as data bits. There is also a mask cell corresponding to each data cell. A database entry includes both
the data and mask cells. Figure 3-1 shows the four possible table width sizes of the data and mask cells and the maximum possible
table depth for each width.
72-Bit
144-Bit
288-Bit
Masks
Masks
Data
Data
Masks
M
Data
M/4
M = 256K for CYNSE10512
128K f or CYNSE10256
64K for CYNSE10128
M/2
576-Bit[1]
Masks
Data
M/8
Figure 3-1. Ayama 10000 Database Table Widths
The Ayama 10000 can be configured to contain tables of different widths in one device up to a maximum equal to 512K/256K/128K
72-bit entries. For example, a single Ayama 10000 device can have both a 5-Tuple Flow table and an IPv6 forwarding table.
Figure 3-2 shows a sample configuration of multiple table widths in a CYNSE10512 device.
64K
72
576[1]
8K
32K
16K
144
288
Figure 3-2. Multi-Width Database Configuration Example
Note:
1. 576-bit table configuration is only supported in the Enhanced mode.
Document #: 38-02069 Rev. *F
Page 13 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
3.2
Data and Mask Addressing
Each 72-bit entry in the device can be accessed directly through its address index. The data and mask arrays addresses are as
shown in Figure 3-3.
72
71
72
72
0
2
4
6
1
3
5
7
143
0
N
N/4
N/2
N-1
72
0
4
1
5
2
6
3
7
N-4
N-3
N-2
N-1
0
N-1
144-bit configuration
72
72
72
72
72
72
72
72
0
8
1
9
2
10
3
11
4
12
5
13
6
14
7
15
N-8
N-7
N-6
N-5
N-3
N-2
N-1
575
N/8
72
288-bit configuration
N-2
72-bit configuration
72
287
0
0
1
2
3
72
N-4
0
N = 262144 for CYNSE10512
131072 for CYNSE10256
65536 for CYNSE10128
[1]
576-bit configuration
Figure 3-3. Addressing the Ayama 10000 Data and Mask Arrays
3.3
Successful Search and Multiple Match Arbitration
During a Search operation, the search data bit is masked with the corresponding global mask bit from the selected Global Mask
Register and the mask array bit before being compared to the data array entry bit to check for a match at that bit position (see
Table 3-1). The entry with a match on every bit position results in a successful Search. For example, in order for a successful
Search within a device to make the device the local winner, all 72-bit positions must generate a match for a 72-bit entry in 72-bitconfigured quadrants. The same applies to 144-bit, 288-bit, and 576-bit searches.
The on-chip priority encoder selects the first matching entry in the database that is nearest to memory address 0. An arbitration
mechanism using a cascade bus determines the global winning device among the local winning devices in a Search cycle. The
global winning device then drives the output signals. When there is no successful Search, the device designated as the last device
(Refer to Section 5.3 for more information on last device designation) will drive the output signals.
Table 3-1. Bit Position Match
Global Mask Bit
Mask Array Bit
0
X
X
X
1
1
0
X
X
1
1
1
0
0
1
1
1
1
0
0
1
1
0
1
0
1
1
1
1
1
Document #: 38-02069 Rev. *F
Data Array Bit
Search Key Bit
Match Result
Page 14 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
4.0
CYNSE10512
CYNSE10256
CYNSE10128
Signals Description
Table 4-1 lists and describes all Ayama 10000 signals.
Table 4-1. Ayama™ 10000 Signal Description
Type[2]
Description
CLK_MODE
I
Clock Mode. Selects the clock source for the device. When set to Low, the device uses
both CLK2X and PHS_L for its clock sources. When pulled High (VDDQ_ASIC), the device
uses CLK1X for its clock source (PHS_L must be externally grounded).
CLK2X/CLK1X
I
Master Clock. CLK_MODE selects either the CLK2X or CLK1X as the clock input signal.
CLK1X
Input signals are sampled on both rising and falling edges.
Output signals can be driven on both falling and rising depending on the operation and
the device configuration.
Parameter
Clocks and Reset
CLK2X
Input signals are sampled on the rising edge.
Output signals are driven on the rising edge.
PHS_L
I
Phase. An input signal that must switch at half the frequency of CLK2X. This signal should
be pulled LOW when the device is in CLK1X mode. See Section 5.6, “Clocks,” on page 42.
RST_L
I
Reset. Driving RST_L LOW initializes the device to the default state. The device becomes
active stable 4 CLK1X (8 CLK2X) cycles after RST_L is driven High (90% threshold).
Configuration
CFG_L
I
Configuration. When CFG_L is set to Low, the device will tristate DQ[71:68].
ID[4:0]
I
Device Identification. The binary-encoded device identification for a depth-cascaded
system starts at “00000” and goes up to “11110”. “11111” is reserved as the broadcast
address which selects all NSEs in the cascade.
On a broadcast Read, only the device with the LDEV bit set to ‘1’ will respond.
Any ID bit that is to be set High must be connected to VDDQ_ASIC.
ASICSEL
I
ASIC IO Select. When this signal is pulled High (1.8V or 2.5V LVCMOS), the Command,
Data and Cascade buses will operate in LVCMOS mode. When tied to Low, the buses
will operate in HSTL mode.
Signals affected by ASICSEL selection:
Clocks: CLK2X/CLK1X, PHS_L, RST_L
Command and Data: CMD[10:0], CMDV, DQ[71:0], PAR[1:0], ACK, EOT, SSF, SSV,
MULTI_HIT
Cascade Interface: LHI[6:0], LHO[1:0], BHI[2:0], BHO[2:0], FULI[6:0], FULO[1:0], FULL
SRAMSEL
I
SRAM IO Select. When this signal is pulled High (1.8V or 2.5V LVCMOS), the SRAM
Interface will operate in LVCMOS mode. When tied to Low, the interface will operate in
HSTL mode.
Signals affected by SRAMSEL selection:
SADR[25:0], CE_L, WE_L, OE_L, ALE_L
HSVREF0
I
HSTL Reference Voltage. When ASICSEL is set to GND, this signal must be connected
to the HSTL reference voltage (VDDQ_ASIC/2). Otherwise, they should be left floating.
HSVREF1
I
HSTL Reference Voltage. Refer to HSVREF0 description.
PARERR_L[3]
O
Parity Error. This signal is updated when there is a Core parity error or DQ Bus parity
error. It is an Active-Low Open-Drain signal that requires an external pull-up resistor to
VDDQ_ASIC.
This signal is valid only after the device is fully initialized.
ASIC Interface / Command and Data Buses (LVCMOS or HSTL I/II)
CMD[10:0]
Document #: 38-02069 Rev. *F
I
Command Bus. Bit[10:2] contains the command parameters and Bit[1:0] specifies the
command.
Page 15 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
Table 4-1. Ayama™ 10000 Signal Description (continued)
Parameter
Type[2]
Description
I
Command Valid. This signal indicates valid command in the CMD bus when set to High.
CMDV
DQ[71:0]
I/O
Address/Data Bus. This signal carries the following information:
Search operation: Compare Data (Search Key)
SRAM PIO operations: SRAM Address
Other operations to Register, Data, and Mask Array regions: Address and Data
PAR[1:0]
I/O
Parity Bus. These signals contain the even parity values for the DQ bus. On the Read
return data, the NSE generates the parity bits. On all other operations these bits are
externally driven. Bit [0] is the parity for all even DQ signals. Bit[1] is the parity for all odd
DQ signals.
ACK[4]
T
Read Acknowledge. This signal indicates that valid data is available on the DQ bus
during register, data, and mask array Read operations, or that the data is available on the
SRAM data bus during SRAM Read operations.
EOT[4]
T
End of Transfer. This signal indicates the end of burst transfer to the data or mask array
during Read or Write burst operations.
SSF[5]
T
Search Successful Flag. When asserted, this signal indicates that the device is the
global winner in a Search operation.
SSV[5]
T
Search Successful Flag Valid. When asserted, it indicates valid SSF value. In Enhanced
mode, this signal also indicates valid FULL and MULTI_HIT values.
MULTI_HIT[5]
O
Multiple Hit Flag. In a Search operation, this signal indicates that there are multiple
entries in the array or in the selected blocks that match the Search key when it is set to
1. In a Learn operation, it indicates that there are multiple free entries.
In Non-Enhanced mode, it becomes valid 4 CLK1X cycles after the command is issued.
In Enhanced mode, it becomes valid when SSV is 1.
FULL
T
Full Flag. When High, it indicates that the table in the array or in the selected blocks
(Enhanced mode) is full.
In the Non-Enhanced mode, it becomes valid 4 CLK1X cycles after the command is
issued.
In the Enhanced mode, it becomes valid when SSV is 1.
HIGH_SPEED1
I
High Speed 1. This signal must be pulled High (VDDQ_ASIC) when the device operates
at CLK2X frequency above 166 MHz.
HIGH_SPEED2
I
High Speed 2. This signal must be pulled High (VDDQ_ASIC) when the device operates
at CLK2X frequency above 200 MHz.
SRAM Interface (LVCMOS or HSTL I/II)
SADR[M:0][5]
T
SRAM Address. This bus contains address lines to access off-chip SRAMs that contain
associative data. In a cascaded system of multiple Ayama 10000 NSEs, each corresponding SADR bit from all cascaded devices must be tied together.
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128.
[5]
T
SRAM Chip Enable. This is the chip enable (CE) control for external SRAMs. In a
cascaded system of multiple Ayama 10000 NSEs, CE_L of all cascaded devices must be
tied together. This signal is then driven by only one of the devices.
WE_L[5]
T
SRAM Write Enable. This is the Write enable control for external SRAMs. In a cascaded
system of multiple Ayama 10000 NSEs, WE_L of all cascaded devices must be tied
together. This signal is then driven by only one of the devices.
OE_L[5]
T
SRAM Output Enable. This is the output enable (OE) control for external SRAMs. Only
the last device drives this signal (the device that has the LRAM bit set).
ALE_L[5]
T
Address Latch Enable. When this signal is Low, the addresses are valid on the SRAM
address bus. In a cascaded system of multiple Ayama 10000s, the ALE_L of all cascaded
devices must be tied together. This signal is then driven by only one of the devices.
CE_L
Document #: 38-02069 Rev. *F
Page 16 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
Table 4-1. Ayama™ 10000 Signal Description (continued)
Parameter
Type[2]
Description
Cascade Interface (LVCMOS and HSTL)
LHI[6:0]
LHI_0[6:0] (MSE=1)
I
Local Hit In/Local Hit In Array 0. These signals are inputs from upstream devices in a
cascade that indicate whether there is a hit in the upstream/previous device(s).
When MultiSearch is performed, LHI[6:0] becomes LHI_0[6:0] (Local Hit input signals for
Array 0).
LHO[1:0]
LHO_0[1:0] (MSE=1)
O
Local Hit Out/ Local Hit Out Array 0. LHO[1] and LHO[0] are logically the same signal.
One of these signal is connected to one input on the LHI bus of the downstream devices
in a cascade.
When MultiSearch is performed, LHO[1:0] becomes LHO_0[1:0] (Local Hit output signals
for Array 0).
BHI[2:0]
I
Block Hit In. These signals are inputs from the last device in the upstream blocks in a
cascade that indicate whether there is a hit in the upstream/previous block(s).
BHO[2:0]
O
Block Hit Out. These signals are logically the same signal. One of these signals is
connected to one input on the BHI bus of the downstream devices in the downstream
blocks.
FULI[6:0]
I
Full In/Local Hit In Array 1. Each signal is driven by an upstream device’s FULO output
in a block to generate the FULL signal for that block. During a Search operation, these
signals indicate whether an upstream device had a free entry for a future Learn.
LHI_1_L[6:0] (MSE=1)
When MultiSearch is performed, FULI[6:0] becomes active Low LHI_1_L[6:0] (Local Hit
input signals for Array 1).
FULO[1:0]
O
LHO_1_L[1:0] (MSE=1)
Full Out/Local Hit Out Array 1. FULO[0] and FULO[1] are logically the same signal. One
of these signal is connected to one input on the FULO bus of the downstream devices in
a cascade.
When MultiSearch is performed, FULO[1:0] becomes active Low LHI_0_L[1:0] (Local Hit
output signals for Array 1).
Supplies
VDD
Core Supply: 1.2V.
VDD_PLL
PLL Block Supply: 1.2V.
VDDQ_ASIC
ASIC and Cascade Interface I/O Supply: 1.5V (HSTL) or 1.8V/2.5V (LVCMOS).
VDDQ_SRAM
SRAM Interfaced I/O Supply: 1.5V (HSTL) or 1.8V/2.5V (LVCMOS).
VDDQ_JTAG
JTAG Test Access Port I/O Supply: 2.5V (LVCMOS).
Test Access Port
TDI
I
Test access port test data in.
TCK
I
Test access port test clock.
TDO
T
Test access port test data out.
TMS
I
Test access port test mode select.
TRST_L
I
Test access port reset.
Notes:
2. I = Input only, I/O = input or output, O = output only, T = three-state output.
3. The rise time of PARERR_L will depend on the value of the pull-up resistance. Sufficient delay should be allotted for in the error routine after clearing the parity
error in the parity control register and before this pin is sampled as part of the next command. Recommended external pull-up resistance range: 4.7KΩ to 47KΩ.
4. Require an external pull-down resistor such as 47KΩ or 100KΩ.
5. These signals will output at the rising edge of CLK2X (both rising and falling edges of CLK1X) in a MultiSearch operation.
Document #: 38-02069 Rev. *F
Page 17 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.0
5.1
Functional Description
Modes of Operation
Ayama 10000 can operate in two different modes of operation: Non-Enhanced and Enhanced. The Non-Enhanced mode of
operation is provided for backward compatibility with the CYNSE70000 device family. The Enhanced mode allows the Ayama
10000 to utilize the features that can be used to lower power consumption, ease table management, increase data integrity and
increase Search throughput. These features are Mini-Key, Soft Priority, Parity, and MultiSearch. The following subsections
provide more information on each of the modes and features.
The device powers-up in Non-Enhanced mode. A switch to Enhanced mode and activation of the features require the user to
configure internal registers with appropriate values. Refer to Section 5.4 for detailed information on the internal registers.
Table 5-1 lists the features and functions that are different between the two modes of operation.
Table 5-1. Summary of Non-Enhanced and Enhanced Mode Features and Functions Differences
Features/Functions
Non-Enhanced
Enhanced
Maximum Search Throughput
133 MSPS
266 MSPS
MultiSearch™
No
Yes
Soft Priority™
No
Yes
Mini-Key™
No
Yes
Parity
No
Yes
Learn Operation
Data from CMPR Register;
Target Data Array;
Supports x72 and x144 table widths
Data from CMPR Register or DQ Bus;
Target Data or Mask Array;
Supports all table widths
Where to Configure the Table Width
CONFIG Register
BMR Register
Table Widths Supported
x72, x144, x288
x72, x144, x288, x576
Data and Mask Array Organization
32/16/8 8Kx72-bit Partitions for
CYNSE10512/256/128 respectively
128/64/32 2Kx72-bit Blocks for
CYNSE10512/256/128 respectively
5.1.1
Non-Enhanced Mode
In the Non-Enhanced mode of operation, the Ayama 10000 device is organized into 32/16/8 partitions (corresponds to
CYNSE10512/256/128, respectively) that each can be configured to be 8K x 72, 4K x 144, or 2K x 288. The 576-bit table width
configuration is not supported in this operation mode. The LSB of each 72-bit is designated to indicate whether that entry is used
or not. When the entry is empty, that bit must be set to 0. When the entry is used, that bit must be set to 1. For example, in a
288-bit table a used entry will have bit[0], bit[72], bit[144], and bit[216] set to 1. When all bit[0] are set to 1, the Ayama 10000 will
assert FULO[1:0] to “11.”
References are present throughout this document to indicates features that are applicable when device is in this mode.
Internal registers for configuration: CONFIG and CMD.
5.1.2
Enhanced Mode
In Enhanced mode, Ayama 10000 is organized into 128/64/32 blocks (corresponds to CYNSE10512/256/128 respectively) of
2K x 72 which can also be configured into 1K x 144, 512 x 288, or 256 x 576. The Mini-Key, Soft Priority, Parity, and MultiSearch
features can also be activated. Each block has internal block registers associated to it that needs to be initialized before the device
goes into normal operation. Figure 5-1 shows the general overview of the block registers association.
References are present throughout this document to indicates features that are applicable when the device is in this mode.
Document #: 38-02069 Rev. *F
Page 18 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
72 bits
72 bits
Mini-Key Register
Priority Register
Parity Register
NFA Register
Block 0
2K
Block 1
2K
Block N
2K
Mini-Key Register
Priority Register
Parity Register
NFA Register
Mini-Key Register
Priority Register
Parity Register
NFA Register
N = 127 for CYNSE10512
63 for CYNSE10256
31 for CYNSE10128
Figure 5-1. Blocks and Block Registers Association
5.1.2.1 Mini-Key
The Mini-Key feature allows the device to power down blocks within the device that are not being selected to participate in the
search operation. This results in lower power consumption. When a device has multiple tables, the block architecture of the device
combined with Mini-Key can be used to ease table expansion or reorganization. There are four Mini-Keys that can be associated
with each block (Figure 5-2) which supports each block to be a member of up to four logical tables. The block register that holds
the Mini-Key values also includes the field that configures the block to be of a certain table width.
Mini-Key0
Mini-Key1
Mini-Key2
Mini-Key3
Table Width
72 Bits
Mini-Key Register
2K
Figure 5-2. Mini-Key Register Contents
During a Search operation, the Search key width as well as the Search Mini-Key are used to selectively activate certain blocks.
A block will participate in the Search operation only when the Search width matches the block’s table width and the Search MiniKey matches one of the four Mini-Keys of the block.
Internal registers for configuration: CMD, CPR and BMR.
5.1.2.2 Soft Priority
Table management can become a time consuming process and slow down the performance of the system. In an edge router with
multiple table of same widths in one or more Ayama 10000 devices, that constantly update the entries, one table may become
full very quickly. The time it takes to process table expansion and data reorganization can be critical in a system that requires
high performance and quality of service. Soft Priority feature in the Ayama 10000 can help avoid that problem. For Soft Priority
purposes, each 2Kx72 block of Data/Mask array is arranged into four 512 x 72 sub-blocks. Each sub-block has a user-programDocument #: 38-02069 Rev. *F
Page 19 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
mable Soft Priority value that becomes part of the search key when Soft Priority feature is enabled. This feature eases the
management of the tables, especially for table expansion. Each sub-block also has a Priority Valid bit that can be used to set the
Soft Priority value of the sub-block to invalid state which will also prevent the sub-block from participating in a search operation.
Figure 5-3 shows the associations of the sub-blocks and Soft Priority.
2K x 72
Sub-Block 0
Block 0
Sub-Block 1
Sub-Block 2
Priority 3
Block N
Sub-Block 3
Priority 2
Block 2
Priority 1
Block 1
Priority 0
512 x 72
V0
V1
V2
V3
N = 127 for CYNSE10512
63 for CYNSE10256
31 for CYNSE10128
Figure 5-3. Sub-Blocks and Soft Priority Associations
Internal registers for configuration: CMD, CPR and BPR.
5.1.2.3 Parity
Ayama 10000 introduces parity to provide additional protection for data integrity. Parity checking can be performed both on the
data transmission that passes through DQ bus and the data stored in the Core (data and mask arrays). The Parity feature can
be enabled through the PARITY register. DQ Bus and Core parity checking can be independently enabled. When parity checking
is enabled, a Write operation ignores any masking and all bits are written as presented in the DQ bus.
Even Parity is used in the parity checking. For example, if there is an odd number of logic-1 bits in a word, the corresponding
parity bit will be set High in order for the combination (word and parity bit) to have even parity.
When an error is detected, the device will update the PARITY register and set the parity error flag (PARERR_L) to report the error.
Parity status is not cascaded. However, PARERR_L is an open-drain signal to allow signals from cascaded Ayama 10000 devices
to be connected together and provide cascaded parity error detection. Therefore, the AC timing parameters associated with the
signal (rise time/fall time) will be dependent on the loading conditions. Note that all parity status fields in PARITY and BPAR
registers needs to be cleared by the ASIC after fixing the errors.
Internal registers for configuration: PARITY and BPAR.
DQ Bus Parity
The DQ bus is divided into even-bits and odd-bits groups for parity checking. Parity bits of both even- and odd-bits groups are
provided in the bidirectional PAR[1:0]. When the ASIC is driving the DQ bus, the ASIC must generate the parity bits. When the
NSE is driving the DQ bus, the NSE will generate the parity bits.
When the ASIC is driving the DQ bus, the NSE will calculate the data stream parity and compare it to PAR[1:0]. When there is
an error, the NSE will update the PARITY register and set PARERR_L to 0. PARERR_L is valid on the (3+T)th cycle of latency
for a Read operation and (4+T)th cycle of latency for the other operations. T is the cycle where the bus parity error is detected.
When a DQ bus parity error is detected, the NSE must be reset and reinitialized.
Figure 5.4 shows the timing diagram of a DQ Bus Parity error during a 288-bit Search instruction. In cycle 1B the parity of the
odd DQ bits is shown to be ‘1’ while the corresponding parity bit (PAR[1]) is ‘0’ (should be High for parity check to result in a
‘0’).The PARERR_L signal goes Low 4 cycles after the error is detected.
Document #: 38-02069 Rev. *F
Page 20 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle
1
cycle
2
cycle
3
cycle
4
cycle
5
cycle
6
cycle
7
cycle
8
cycle
9
cycle
10
CLK2X
PHS_L
CMDV
CMD[1:0]
CMD[10:2]
Even DQ
bits
288-bit SEARCH
A
B
A
B
Odd Even Odd Odd
PAR[0]
Odd DQ
bits
Even Odd
Odd Even
incorrect value for PAR[1]
PAR[1]
PARERR_L
T
T+1
T+2
T+3
T+4
Figure 5-4. Timing Diagram of a DQ Bus Parity Error (288-bit Search, TLSZ=00)
Core Parity
The Core includes a one-bit parity for each 72-bit entry in the data and mask arrays. When writing into the data or mask array,
the NSE will calculate and generate the one-bit parity for each 72-bit data. Each block also has a block-associated internal register
to enable the parity checking for the block (BPAR). When disabled, the block will ignore the Read Parity command.
To issue the Read Parity command, the ASIC issues a Read command and sets the Parity field in the parameters sent through
the DQ bus as described in Table 5-25. Core parity checking is performed in parallel on four adjacent 72-bit entries per pair of
blocks. At the beginning of each parity operation, an internal address counter is incremented. The new incremented address is
then used for the parity check operation.
It will cycle through the data and mask arrays as well as odd and even blocks for both arrays for each Read Parity issued. If one
or more parity errors are detected, the error is reported in the block’s BPAR register. Then all errors are prioritized through an
arbiter to select the highest priority parity error, which is then reported in the PARITY register. PARERR_L will also be set to 0
when there is a parity error. PARERR_L is valid on the (5+TLSZ)th cycle of latency. For example, with TLSZ set to “00” and the
command is issued at Cycle1, PARERR_L will be valid on Cycle6. Read Parity also responds to broadcast CHIPID selection.
Figure 5-5 shows the timing diagram of a Core Parity error during a Read Parity instruction. The PARERR_L signal goes Low
5 cycles after the error is detected.
There are two basic flows for parity error recovery. The first flow is by reading the highest priority parity error address stored in
the PARITY register, fix the error, decrement the internal address counter and reissue Read Parity. The second flow is by reading
the PARITY register to obtain the location, reading the BPAR registers to locate blocks that has the error and then fixing those
locations.
Document #: 38-02069 Rev. *F
Page 21 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle
1
cycle
2
cycle
3
cycle
4
cycle
5
cycle
7
cycle
6
cycle
8
cycle
9
cycle
10
CLK2X
PHS_L
CMDV
CMD[1:0]
CMD[10:2]
DQ
READ
A
B
PARITY
PARERR_L
T
T+1
T+2
T+3
T+4
T+5
Figure 5-5. Timing Diagram of a Core Parity Error (TLSZ=00)
5.1.2.4 MultiSearch
When MultiSearch is activated, the Core is divided into two separate arrays. Each array is organized into 64/32/16 blocks
(corresponds to CYNSE10512/CYNSE10256/CYNSE10128, respectively) of 2K 72-bit entries. Each block can be configured to
be of width x72, x144, x288, or x576. This separation allows a Search operation to simultaneously perform the search across
both arrays. The output signals will run at double data rate to effectively increase the throughput to a maximum of 266 million
searches per second. Each array can have multiple tables with different widths. Single-Search operation outputs are driven at
the rising edge of CLK1X. When the device has the MultiSearch feature enabled and MultiSearch operation is issued (SingleSearch can still be issued even when MultiSearch is enabled), the output is driven at both rising and falling edges of CLK1X
(rising edge of CLK2X). Output from Array 0 is driven at the rising edge while output from Array 1 is driven at the falling edge of
CLK1X. Figure 5-6 shows an illustration of the MultiSearch operation.
SEARCH
Array 0
x72
Array 1
x144
x72
x576
x72
x288
RESULT0 RESULT1
Time
Figure 5-6. MultiSearch Operation Overview
Both arrays will use the same Search key except for search operation on 72-bit wide tables. So does the selection of the Global
Mask Register (GMR) and Comparand Register (CMPR) as listed in Table 5-2.
Document #: 38-02069 Rev. *F
Page 22 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 5-2. Selection of Search Key, GMR, and CMPR in MultiSearch Operation
Array 0
Array 1
Search Width
GMR
Key
SRR
GMR
Key
SRR
x72/x72
1: GMR
1: A
1: CMPR
1: GMR+1
1: B
1: CMPR+1
x144/x144
1: GMR
1: A, B
1: CMPR
1: GMR+1
1: A, B
1: CMPR+1
x288/x288
1: GMR
1: A, B
1: CMPR
1: GMR+1
1: A, B
1: CMPR+1
2: GMR
2: A, B
2: GMR+1
2: A, B
1: GMR
1: A, B
1: GMR+1
1: A, B
2: GMR
2: A, B
2: GMR+1
2: A, B
3: GMR
3: A, B
3: GMR+1
3: A, B
4: GMR
4: A, B
4: GMR+1
4: A, B
x576/x576
1: CMPR
1: CMPR+1
CLK2X runs at twice the frequency of CLK1X. “A” refers to the first CLK2X cycle in a CLK1X cycle. “B” refers to the second CLK2X
cycle in a CLK1X cycle.
When MultiSearch is issued on x72 tables, Array 0 will use the GMR provided in cycle 1 and Array 1 will automatically selects to
use the next-up GMR. For example, if GMR[0] is selected in cycle 1, GMR[1] will be selected automatically for Array 1. Array 0
uses the Search key provided in cycle 1-A while Array 1 uses the Search key provided in cycle 1-B.
When MultiSearch is issued on x288 tables, Array 0 and Array 1 will both use the same Search key selected in cycle 1 and cycle 2.
The GMR selection for Array 0 is done per cycle and Array 1 automatically selects the next up GMR register. For example, if
GMR[6] is selected for the first 144 bits of Array 0 in cycle 1, GMR[7] is automatically selected for the first 144 bits of Array 1.
Then if GMR[15] is selected for the second 144 bits of Array 0 in cycle 2, GMR[0] is automatically selected for the second 144
bits of Array 1.
In all cases, the CMPR used in the Search operation for Array 0 is the one selected in cycle 1 and the next up CMPR is
automatically selected for Array 1.
Internal register for configuration: CMD.
5.1.2.5 Enhanced Learn Operation
Ayama 10000 extends the capability of the Learn function to allow users to select the data source for the operation. The data can
be from the DQ bus or one of the Comparand (CMPR) registers. It also allows the data to be written to both the mask and data
array while in Non-Enhanced mode it allows the data to be written only to the data array.
Internal register for configuration: CMD.
5.2
I/O Interfaces
Data flows in and out of the device through three separate I/O interfaces: ASIC, SRAM and Cascade Interface. Section 4.0,
“Signals Description,” on page 15 lists the signals that are part of each interface. Input signals are registered on the rising edge
and falling edge of CLK1X or rising edge of CLK2X. Output signals are driven out on the rising edge of CLK1X or rising edge of
CLK2X when PHS_L is Low. An exception is when MultiSearch operation is activated, the output will be driven out on both edges
of CLK1X or rising edge of CLK2X. Refer to Section 5.6 for more information on clock signals. Figure 5-7 shows an example of
ASIC, NSEs and SRAMs I/O interconnects. The SRAM Interface outputs may be connected to SRAM devices in associative
applications mode or back to the ASIC in index applications mode.
Document #: 38-02069 Rev. *F
Page 23 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
CASCADE
SRAM
ASIC
Ayama 10000
CASCADE
CASCADE
SRAM
ASIC
Ayama 10000
To SRAMs (Associative)
CASCADE
From ASIC
or
CASCADE
SRAM
ASIC
Ayama 10000
To ASIC (Index)
CASCADE
CASCADE
SRAM
ASIC
Ayama 10000
CASCADE
Figure 5-7. Ayama 10000 I/O Interfaces
Internal register for configuration: HARDWARE.
5.2.1
ASIC Interface
The ASIC Interface includes all signals for data that comes in from and out to a system’s processing unit, which could be an
application specific (ASIC) or a more generic network processing unit (NPU and NCP). It supports LVCMOS and HSTL I/O
standards. LVCMOS allows the I/O signals to run at a rate of up to 100 MHz (CLK1X; Double data rate in MultiSearch operation).
With HSTL, the I/O signals can run at a rate of up to 133 MHz (CLK1X; Double data rate in MultiSearch operation).
The ASIC Interface includes the Command and DQ bus signal group. CMD[10:0] carries the command and its associated
parameter. DQ[71:0] is used for data transfer to and from the database entries, which are comprised of data and mask fields that
are organized as data and mask arrays. The DQ bus carries Search data (of the data and mask arrays and internal registers)
during the Search command as well as the address and data during Read and/or Write operations. The DQ bus also carries
address information for the direct accesses to the external SRAM.
5.2.2
SRAM Interface
The SRAM Interface includes output only signals that are used to interact with SRAM memory devices. As with the ASIC Interface,
it supports LVCMOS and HSTL I/O standards. LVCMOS allows the I/O signals to run at a rate of up to 100 MHz (200-MHz double
data rate with MultiSearch operation). With HSTL, the I/O signals can run at a rate of up to 133 MHz (266-MHz double date rate
with MultiSearch operation).
5.2.3
Cascade Interface
The Cascade Interface is used for cascading multiple Ayama 10000 devices in a system. It supports LVCMOS and HSTL I/O
standards that can run up to 133 MHz in all operation modes. The Cascade Interface power supply is the same power supply
that the ASIC Interface uses. Thus the selection of the I/O standard used for the Cascade Interface depends on the I/O Standard
selected for the ASIC Interface.
When multiple NSEs are cascaded to create large databases, the data being searched is presented to all NSEs in the cascaded
system simultaneously. If multiple matches occur, arbitration logic on the NSEs will enable the winning device (the one with a
matching entry closest to address 0 of the cascaded database) to drive the SRAM bus. User can set the default device to respond
to an operation when a Search operation does not result in a Search Hit. Refer to Section 5.3 for more information.
Document #: 38-02069 Rev. *F
Page 24 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
5.3
CYNSE10512
CYNSE10256
CYNSE10128
Output Signals Default Driver/Last Device Designation (LRAM and LDEV)
When NSEs are cascaded using multiple Ayama 10000 devices, the SADR, CE_L, and WE_L (three-state signals) are all tied
together. In order to eliminate external pull-up and pull-downs, one device in a bank is designated the default driver. For nonsearch or non-learn cycles (see Subsection 6.6, “Learn Command”) or Search cycles with a global miss, the SADR, CE_L, and
WE_L signals are driven by the device with the LRAM bit set. It is important that only one device in a bank of cascaded NSEs
have this bit set. Failure to do so will cause contention on the SADR, CE_L, and WE_L, and can potentially cause damage to the
device(s).
Similarly, when NSEs using multiple Ayama 10000 devices are cascaded, SSF and SSV (also three-state signals) are tied
together. In order to eliminate external pull-up and pull-downs, one device in a bank is designated as the default driver. For nonsearch cycles or Search cycles with a global miss, the SSF and SSV signals are driven by the device with the LDEV bit set. It is
important that only one device in a bank of cascaded NSEs have this bit set. Failure to do so will cause contention on the SSV
and SSF, and can potentially cause damage to the device(s).
5.4
Registers
Table 5-3 provides an overview of all the Ayama 10000 internal registers. Each register is 72 bits wide. The Ayama 10000 contains
sixteen pairs of comparand storage registers, sixteen pairs of global mask registers, eight Search status index registers, sixteen
Search control parameters registers, sixteen Search result registers and one each of command, information, burst Read, burst
Write, next-free address register, partition configuration, hardware and parity control registers. Each of the blocks in the NSE
device (128/64/32 2Kx72 blocks in CYNSE10512/256/128 respectively) also has one each of Block Mini-Key, Block Priority, Block
Parity and Block Next-free Address registers. There are also four Block Priority Register Aliases registers for each Block Priority
register that allows an alternative way to update the Block Priority registers. The registers are presented in ascending address
order. Each register group is then described in the following subsections. Reserved fields in the registers are read as 0s. When
writing to the registers, all Reserved fields must be written with 0s, unless specified otherwise in the field’s description.
Table 5-3. List of Internal Registers
Address
(decimal)
0–31
Abbreviation
CMPR0–15
Type
(Read/Write)
Description
R
Comparand Register. Sixteen CMPR pairs (144 bits per pair) that store
comparands from the DQ bus during a Search operation for later use with the Learn
command. See Section 5.4.1.
R/W
Global Mask Register. Sixteen GMR pairs (144 bits per pair) used for global mask
bits on the DQ bus for all commands. See Section 5.4.2.
R
Search Successful Register. These registers store the result of Search operations. See Section 5.4.3.
R/W
Command Register. This register contains control fields that determine how the
NSE operates. See Section 5.4.4.
R
Information Register. This Read-only register contains static information about
the NSE device. See Section 5.4.5.
R/W
Burst-Read Register. This register contains the starting address and count for a
Read Burst operation. See Section 5.4.6.
R/W
Burst-Write Register. This register contains the starting address and count for a
Write Burst operation. See Section 5.4.7.
R
Next-free Address Register. This register contains the index of the next-free
entry when the device is in the Non-Enhanced mode (Enhanced mode uses SRR
registers to store the next-free entry information). See Section 5.4.8.
R/W
Partition Configuration Register. This register contains the partition type bits
when the NSE device operates in the Non-Enhanced mode. It is not used in the
Enhanced mode. See Section 5.4.9.
R/W
Hardware Register. This register contains I/O drive strength settings. See
Section 5.4.10.
32–47
96–111
48–55
GMR0–7
GMR8–15
SSR0–7
56
COMMAND
57
INFO
58
RBURREG
59
WBURREG
60
NFA
61
CONFIG
62
HARDWARE
63
PARITY
R/W
64–79
CPR0–15
R/W
80–95
SRR0–15
R
Document #: 38-02069 Rev. *F
Parity Control Register. This register contains the control and address for parity
checking of the Core and registers. See Section 5.4.11.
Control Register. These registers provide Mini-Key and Soft Priority for the
associated operation. See Section 5.4.12.
Search Result Register. These registers provide information of the next-free
entry when the device is in the Enhanced mode. (Non-Enhanced mode uses the
NFA register to store the next-free entry information.) See Section 5.4.13.
Page 25 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 5-3. List of Internal Registers (continued)
Address
(decimal)
Abbreviation
Type
(Read/Write)
112–1023
1024
–
BMRx
–
R/W
1025
BPRx
R/W
1026
BPARx
R/W
1027
BNFAx
R
1028–1031
BPRA0x–
BPRA3x
R/W
5.4.1
Description
Reserved.
Block Mini-Key Register. This register holds the four Mini-Keys associated with
a block. There is one BMR per block. See Section 5.4.14.
Block Priority Register. This register holds the four sub-block priorities. There is
one BPR per block. See Section 5.4.15.
Block Parity Register. This register contains the control and status bits for
controlling and detecting parity errors for a block. There is one BPAR per block.
See Section 5.4.16.
Block Next-free Address Register. This register contains the next-free entry
information for the block that it is associated with. There is one BNFA per block.
See Section 5.4.17.
Block Priority Register Aliases. These locations are aliases for the corresponding BPRx. See Section 5.4.18.
Comparand Register (CMPR)
The device contains 16 pairs of comparand registers (one pair is 144 bits) dynamically selected in every Search operation to store
the comparand presented on the DQ bus. The device may later use these registers when it executes a Learn operation. Search
and Learn commands specify the comparand registers in pairs. The Ayama 10000 device stores the Search command’s cycle A
comparand in the even-numbered register and the cycle B comparand in the odd-numbered register, as shown in Figure 5-8. For
wider width keys, pairs of comparand registers are concatenated together. The concatenation of the registers must be done by
the user. On a 72-bit operation, both halves of the comparand register must be loaded with the same value. When performing
MultiSearch operation, the NSE requires two comparand registers for an operation. The first comparand register is specified in
the command and the NSE automatically selects the comparand register one index higher than the command specified register.
When the device powers-up, the CMPR registers are initialized to 0.
Address 72
index
143
0
0
1
2
4
6
15
30
72
0
1
3
5
7
31
Figure 5-8. Comparand Register Selection During Search and Learn Instructions
5.4.2
Global Mask Register (GMR)
The device contains 16 pairs of GMRs (one pair is 144 bits) dynamically selected in every Search operation to select the Search
subfield. The addressing of these registers is shown in Figure 5-9. The GMR index supplied on the command bus selects one of
the sixteen pairs of global masks during Search and Write operations. In 72-bit Search and Write operations, the host ASIC must
program both the even and odd mask registers with the same values. For a MultiSearch operation, two separate GMRs are used
in the operation. The first one is specified in the command and the second one is one index higher.
Each mask bit in the GMRs is used during Search and Write operations. In a Search operation, setting the mask bit to 1 enables
while setting the mask bit to 0 disables compares at the corresponding bit position (forced match). In Write operations to the data
or mask array, setting the mask bit to 1 enables Write while setting the mask bit to 0 disables Write at the corresponding bit
position. Write operation to internal registers does not use the GMR to mask the data and ignores the GMR selection when the
command is issued.
When the device powers-up, the GMR registers are initialized to 0. Figure 5-9 below shows each portion (Even, Odd) of each
GMR, and what address (in binary) is required to access that register.
Document #: 38-02069 Rev. *F
Page 26 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Even
72
Odd
72
GMR 143
Index
0
32
1
34
2
36
3
38
4
40
5
42
6
44
7
46
8
96
9
98
10
100
11
102
12
104
13
106
14
108
15
110
0
33
35
37
39
41
43
45
47
97
99
101
103
105
107
109
111
Figure 5-9. Addressing the Global Mask Register Array
5.4.3
Search Successful Register (SSR)
The device contains eight Search Successful Registers (SSR) to hold the index of the location at which a successful search
occurred. The format of each SSR is described in Table 5-4. The Search command specifies which SSR stores the index of a
specific Search command in cycle B of the Search instruction. Subsequently, the host ASIC can use this register to access that
data array, mask array, or external SRAM using the index as part of the indirect access address. The selected register is updated
when the device performs a Search operation regardless of the operation modes.
N = 16 for CYNSE10256
N = 17 for CYNSE10512
N = 15 for CYNSE10128
GVAL
VAL
71
63
55
47
39
31
INDEX
23
15
7
0
Figure 5-10. Search Successful Register
Document #: 38-02069 Rev. *F
Page 27 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 5-4. Search Successful Register Description
Range
Initial Value
(decimal)
(binary)
Field
INDEX
[N:0]
0
Description
Index. This is the address of the 72-bit entry where a successful search occurs. This index
is updated if the device is either a local or global winner in a Search operation. N = 17 for
CYNSE10512, 16 for CYNSE10256, 15 for CYNSE10128.
If a hit occurs in a 144-bit table, the least-significant bit (LSB) is cleared to 0.
If a hit occurs in a 288-bit table, the two LSBs are cleared to 0.
If a hit occurs in a 576-bit table, the three LSBs are cleared to 0.
[29:N + 1]
Reserved.
GVAL
[30]
0
Global Valid. Valid only in Enhanced mode. It is updated when the device performs a
Search operation. It is set to 1 when there is no hit anywhere in the cascade and this device
is the last one in the cascade (LDEV field in CMD register is set to 1). Otherwise it is cleared
to 0. When set to 1, the device is responsible for responding to broadcast PIO operation.
VAL
[31]
0
Valid. This field is updated when the device performs a Search operation. It is set to 1 only
when the device is a global winner. Otherwise it will be cleared to 0.
[71:32]
5.4.4
Reserved.
Command Register (COMMAND)
Table 5-5 describes the command register fields. This register is expected to be initialized by the user right after reset before
performing any Read, Write, Learn, Search, or Parity operations and thereafter not changed during normal operation. The user
must also wait for at least 32 CLK2X cycles after a write to the COMMAND register before issuing the next command.
47
39
31
23
15
7
HLAT
55
SRST
DEVE
TLSZ
63
LDEV
LRAM
BEN
EN
LRN
MSE
EMODE
71
CFGA
0
Figure 5-11. Command Register
Table 5-5. Command Register Description
Field
Range Initial Value
(decimal) (binary)
Description
SRST
[0]
0
Software Reset. If set to 1, this bit resets the device with the same effect as a hardware
reset. Internally, it generates a reset pulse lasting for eight CLK2X cycles. This bit automatically resets to 0 after the reset pulse is deasserted.
DEVE
[1]
0
Device Enable. If 0, it keeps the SRAM bus (SADR, WE_L, CE_L, OE_L and ALE_L), SSF,
and SSV signals in a three-state condition and forces the cascade interface output signals
LHO[1:0] and BHO[2:0] to 0. It also keeps the DQ bus in input mode. The purpose is to make
sure that there are no bus contentions when the device powers up. Set this bit to 1 when the
device is ready for operation.
TLSZ
[3:2]
10
Table Size. This field increases the pipeline latency of the Search and Learn operations as
well as the Read and Write accesses to the SRAM. Once programmed, it is expected to not
be changed.
Affected signals in both Enhanced and Non-Enhanced Modes:
SADR, CE_L, OE_L, WE_L, ALE_L, SSV, SSF, and ACK.
Affected signals only in Enhanced Mode:
FULL and MULTI_HIT.
Latency in number of CLK cycles:
“00”: 4 cycles
“01”: 5 cycle
“10”: 6 cycles
“11”: Reserved/Invalid
When HIGH_SPEED1 is set to 1, “00” is not supported.
When HIGH_SPEED2 is set to 1, “00” and “01” are not supported.
Document #: 38-02069 Rev. *F
Page 28 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
Table 5-5. Command Register Description (continued)
Field
Range Initial Value
(decimal) (binary)
Description
HLAT
[6:4]
000
Latency of Hit Signals. This field adds latency to the SSF, SSV, FULL and MULTI_HIT
signals (in addition to the latency of TLSZ) during a Search operation and ACK signal during
SRAM Read accesses as listed below:
000: 0
100: 4
001: 1
101: 5
010: 2
110: 6
011: 3
111: 7
LDEV
[7]
0
Last Device in the Cascade. When set, the device is the last device in a cascaded and is
the default driver for the SSF and SSV signals. In the event of a Search failure, the device
with this bit set drives the hit signals as follows: SSF = 0 (binary), SSV = 1 (binary). In an
operation other than Search, the device with this bit set drives the hit signals as follows: SSF
= 0 (binary), SSV = 0 (binary). When multiple devices are cascaded, one of the devices must
have LDEV set to 1.
LRAM
[8]
0
Last Device on the SRAM Bus. When set to 1, this is the last device on the SRAM bus in
a cascade and is the default driver for the SADR, CE_L, WE_L, and ALE_L signals.
In cycles where none of the Ayama 10000 devices in a cascade drive these signals, this
device drives the signals as follows:
For CYNSE10512: SADR = 0x1FFFFFF
For CYNSE10256: SADR = 0xFFFFFF
For CYNSE10128: SADR = 0x7FFFFF
For CYNSE10512/256/128:
CE_L = 1
WE_L = 1
ALE_L = 1
The device with this field set to 1 always drives OE_L. When multiple devices are cascaded,
one of the devices must have LRAM set to 1.
CFGA
[24:9]
0
[55:25]
BEN
EN
Database Configuration. The field is an alias for the first eight pairs of partition configuration
bits of the configuration register. Reading and writing this field is reflected in the configuration
register and vice versa. This field is only used when the device operates in the Non-Enhanced
mode.
Reserved.
[56]
0
DQ Bus Parity Enable. When set to 1, it enables parity checking on the data transferred
through DQ bus.
[57]
0
Core Parity Enable. When set to 1, it enables Core parity checking.
[60:58]
Reserved.
LRN
[61]
0
Enhanced LEARN Enable. When set to 1, it allows the user to select the data source for
the Learn operation from either the DQ bus or one of the CMPRs. It also allows the user to
select whether the write is to the data or the mask array. This field is valid in the Enhanced
mode.
MSE
[62]
0
MultiSearch Enable. When set to 1, it activates support for MultiSearch operation. The
SRAM output operates at CLK2X rate instead of CLK1X. This field is valid only when the
EMODE field of COMMAND register is set to 1.
EMODE
[63]
0
Enhanced Mode. When set to 1, the device operates in the Enhanced mode. When cleared
to 0, the device operates in the Non-Enhanced mode.
[71:64]
Document #: 38-02069 Rev. *F
Reserved.
Page 29 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.5
Information Register (INFO)
Table 5-6 describes the information register fields.
N = 16 for CYNSE10256
N = 15 for CYNSE10128
MANID
71
63
55
47
39
31
IMPL REV
DEVID
23
15
Figure 5-12. Information Register
7
0
N = 17 for CYNSE10512
Table 5-6. Information Register Description
Range
(decimal)
Initial Value
(binary)
REV
[3:0]
0001
Device Revision Number.
IMPL
[6:4]
001
Implementation Number.
Field
Description
Reserved
[7]
0
DEVID
[15:8]
0001 0100
Device Identification Number for CYNSE10128.
0001 0101
Device Identification Number for CYNSE10256.
0001 0110
Device Identification Number for CYNSE10512.
MANID
[33:16]
Reserved
[71:34]
5.4.6
Reserved.
00 00000 000 1101 1100
Manufacturer ID.
Reserved.
Read Burst Address Register (RBURREG)
Table 5-7 shows the Read Burst Address register fields. These must be programmed before issuing a Burst-Read operation.
N = 16 for CYNSE10256
N = 15 for CYNSE10128
BLEN
71
63
55
47
39
31
23
Figure 5-13. Read Burst Register
INDEX
15
7
0
N = 17 for CYNSE10512
Table 5-7. Read Burst Register Description
Field
INDEX
Range Initial Value
(decimal) (binary)
[N:0]
0
[18:M]
BLEN
[27:19]
Description
Index. This field is used to identify the starting address of the data or mask array in a BurstRead operation. The NSE will automatically increment the value by one after each
successive Read of the data or mask array. It must be reinitialized before the next BurstRead operation. N = 17 for CYNSE10512, 16 for CYNSE10256, 15 for CYNSE10128.
Reserved. M = 18 for CYNSE10512, 17 for CYNSE10256, 16 for CYNSE10128.
0
[71:28]
Document #: 38-02069 Rev. *F
Length of Burst Access. The device provides the capability to Read from 4 to 511 locations
in a single burst. The NSE automatically decrements the value by one after each successive
reading of the data or mask array. It must be reinitialized before the next Burst-Read
operation.
Reserved.
Page 30 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.7
Write Burst Address Register (WBURREG)
Table 5-8 describes the Write Burst Address register fields. These must be programmed before issuing a Burst-Write operation.
N = 15 for CYNSE10128
N = 16 for CYNSE10256
BLEN
71
63
47
55
39
31
23
INDEX
15
7
0
N = 17 for CYNSE10512
Figure 5-14. Write Burst Address Register
Table 5-8. Write Burst Register Description
Field
Range
(decimal)
Initial Value
(binary)
INDEX
[N:0]
0
[18:M]
BLEN
Index. This field is used to identify the starting address of the data or mask
array in a Burst-Write operation. The NSE will automatically increment the
value by one after each successive Write of the data or mask array. It must
be reinitialized before the next Burst-Write operation. N = 17 for
CYNSE10512, 16 for CYNSE10256, 15 for CYNSE10128.
Reserved. M = 18 for CYNSE10512, 17 for CYNSE10256, 16 for
CYNSE10128.
[27:19]
0
[71:28]
5.4.8
Description
Length of Burst Access. The device provides the capability to Write from
4 to 511 locations in a single burst. The NSE automatically decrements the
value by one after each successive writing of the data or mask array. It must
be reinitialized before the next Burst-Write operation.
Reserved.
Next-free Address Register (NFA)
The NFA register is used only when the device operates in the Non-Enhanced mode. The NFA register’s Index field (Table 5-9)
holds the address of the highest priority free entry in the table. When the table is full, the Index field will be set to all 1s. When all
entries in the device is full, the Ayama 10000 will assert FULO[1:0] to “11”.
N = 15 for CYNSE10128
N = 16 for CYNSE10256
INDEX
71
63
47
55
39
31
23
15
7
N = 17 for CYNSE10512
0
Figure 5-15. Next-free Address Register
Table 5-9. NFA Register Description
Field
Range
(decimal)
Initial Value
(binary)
Index
[N:0]
0
[71:M]
Document #: 38-02069 Rev. *F
Description
Index. The address index of the next-free entry location. N = 17 for
CYNSE10512, 16 for CYNSE10256, 15 for CYNSE10128.
Reserved. M = 18 for CYNSE10512, 17 for CYNSE10256, 16 for
CYNSE10128.
Page 31 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.9
Configuration Register (CONFIG)
The CONFIG register is valid only when the device operates in the Non-Enhanced mode. Table 5-10 describes the information
register fields.
63
55
47
39
31
23
15
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
7
0
CFG
71
CYNSE10128
7
CFG
15
CFG
23
CFG
31
CFG
39
CFG
47
0
CFG
55
7
CFG
63
15
CFG
71
CYNSE10256
23
CFG
31
CFG
39
CFG
47
CFG
55
CFG
63
CFG
71
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CFG
CYNSE10512
0
Figure 5-16. Configuration Register
Table 5-10. Configuration Register Description
Field
CFG
Range
(decimal)
Initial Value
(binary)
[N:N-1]
[N-2:N-3]
...
[1:0]
0
N = 63 for
CYNSE10512,
31 for
CYNSE10256,
15 for
CYNSE10128.
Reserved
[71:N + 1]
Document #: 38-02069 Rev. *F
Description
Partition Configuration. In the Non-Enhanced mode, Ayama 10000 is internally
divided into 32/16/8 partitions corresponding to CYNSE10512/256/128 respectively. Each two bits configures one partition as encoded below:
00: 8K × 72
01: 4K × 144
10: 2K × 288
11: Disabled (Does not reduce power consumption in a Search operation)
Bit[1:0] configures the first partition, Bit[3:2] configures the second partition and so
on. Bit [15:0] of this register is aliased in Bit[24:9] of the Command register. Modification to Bit[15:0] of this field will affect the CFGA field in the Command register
and vice versa.
Reserved.
Page 32 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.10
Hardware Register (HARDWARE)
The Hardware register controls the drive strength of the groups of signals as listed in Section 6.0. Table 5-11 shows the fields
that control each of the group and the output signals associated with it.
55
47
39
31
23
15
7
IOJTAG
63
IOCAS
IOSRAM
IODQ
71
0
Figure 5-17. Hardware Register
Table 5-11. Hardware Register Description
Field
Range
(decimal)
Initial Value
(binary)
[1:0]
IOJTAG
[3:2]
Description
Reserved.
11
JTAG I/Os. Sets the drive strength for the I/O. By default it is set to “11”. The
following output signal is part of this group: TDO.
The LVCMOS I/O drive strength for encoding is as listed below:
00: 2 mA
01: 8 mA
10: 16 mA
11: 24 mA (VDDQ = 2.5V); 20 mA (VDDQ = 1.8V)
The HSTL I/O drive strength for encoding is as listed below:
00: 8 mA (HSTL I)
01: Reserved
10: Reserved
11: 17 mA (HSTL II)
IOCAS
[5:4]
11
IOSRAM
[7:6]
11
IODQ
[9:8]
11
Cascade I/Os. The following output signals are part of this group:
LHO, BHO and FULO.
Refer to IOJTAG above for I/O drive strength encoding.
SRAM I/Os. The following output signals are part of this group:
SADR, CE_L, WE_L, OE_L and ALE_L.
Refer to IOJTAG above for I/O drive strength encoding.
Command and DQ Bus I/Os. The following output signals are part of this group:
DQ, ACK, EOT, SSF, SSV, PAR, PARERR_L, MULTI_HIT, and FULL.
Refer to IOJTAG above for I/O drive strength encoding.
[63:10]
[71:64]
Document #: 38-02069 Rev. *F
Reserved.
0
Reserved. This field must be set to 0.
Page 33 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.11
Parity Control Register (PARITY)
Table 5-12 describes the Parity Control Register fields. This register is only active when the device is in the Enhanced mode.
N = 16 for CYNSE10256
71
63
55
47
39
BMULTI
BERR
MULTI
ERR
ADR
N = 15 for CYNSE10128
31
INDEX
23
15
7
0
N = 17 for CYNSE10512
Figure 5-18. Parity Control Register
Table 5-12. Parity Control Register Description
Field
INDEX
Range Initial Value
(decimal) (binary)
[18, N:0]
0
Description
Index. This field contains the highest priority parity error index. When a parity error is
detected, the global priority encoder selects the highest priority parity error out of the entire
Core.
Note that if another Parity operation is performed, this field is updated based upon that
operation.
N = 17 for CYNSE10512, 16 for CYNSE10256 (bit [17] is reserved), 15 for CYNSE10128
(bits [17:16] are reserved). Bit[18] is used to indicate whether a mask (=1) or data (=0) entry
contained the error.
[27:19]
Reserved.
BMULTI
[28]
0
Multi DQ Parity Error Status Bit. This field is set to 1 when multiple errors were detected
during a bus transfer. It is also set to 1 when new parity error occurs and BERR is set. This
bit can only be cleared by a user Write.
BERR
[29]
0
DQ Parity Error Status Bit. This bit is set when a parity error is detected during a data
transfer across the DQ bus. This bit can only be cleared by a user Write.
MULTI
[30]
0
Multi-Parity Error Status Bit. This bit is set when more than one parity error in the Core is
detected during the Parity operation. It also updates when a new parity error occurs and ERR
is set. This bit can only be cleared by a user Write.
ERR
[31]
0
Parity Error Status Bit. This bit is set when any parity error in the Core is detected during
the Parity operation. This bit can only be cleared by a user Write.
ADR
[50, M:32]
0
Current Address. After a parity check, the address in this field is incremented and is ready
for the next address to check for parity. When the Parity operation finishes and an error is
detected, assuming no intervening new Parity operations, this field will point to the next entry
address to be checked. Bit[50] selects between mask (=1) or data (=0) array. As the address
is incremented, this bit is treated as the LSB and toggles before Bit[34]. Bit[33:32] are always
0 because Read Parity operation checks 4 adjacent 72-bit entries. M = 49 for CYNSE10512,
48 for CYNSE10256 (bit [49] is reserved), 47 for CYNSE10128 (bits [49:48] are reserved).
[71:51]
Document #: 38-02069 Rev. *F
Reserved.
Page 34 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.12
Control Register (CPR[0:15])
These registers are active only when the device is in the Enhanced Mode. During a Search operation, selecting a GMR will
automatically select one of the CPRs to participate in the search as shown in Figure 5-19.
GMR Index CPR Addr CPR Index
0
64
0
1
65
1
2
66
2
3
67
3
4
68
4
5
69
5
6
70
6
7
71
7
8
72
8
9
73
9
10
74
10
11
75
11
12
76
12
13
77
13
14
78
14
15
79
15
Figure 5-19. Selection of the CPR through GMR Index
Table 5-13 shows the fields of the CPR.
FLG
71
63
Mini-Key
47
55
PRIORITY
39
31
23
15
7
0
Figure 5-20. Control Register
Table 5-13. Control Register
Field
Index
(decimal)
Initial Value
(binary)
PRIORITY
[39:32]
0
Software Priority (Soft Priority). This field contains the software priority
for the associated command. Smaller numeric value is higher in priority.
0x00 is the highest priority and 0xFF is the lowest priority.
Mini-Key
[47:40]
0
Mini-Key. This field contains the Mini-Key to be used for the associated
command.
FLG
[48]
0
Soft Priority Comparison Flag. When set to 1, Search comparison is with
entries that has Soft Priority value equal to or higher (lower priority) than
PRIORITY. When set to 0, comparison is only with equal value.
[31:0]
[71:49]
Document #: 38-02069 Rev. *F
Description
Reserved.
Reserved.
Page 35 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.13
Search Result Register (SRR[15:0])
The SRR register is only active when the device is in the Enhanced mode. It contains status information about where the nextfree entry is and what kind of entry it is. There are sixteen SRRs; one SRR associated with one CMPR. The SSR is updated on
a Search operation regardless of hit or miss. Two SRRs are used in one Search operation when MSE is set. The second SRR
is automatically selected to be the register one index higher. Table 5-14 below details the SRR fields.
N = 15 for CYNSE10128
N = 16 for CYNSE10256
STATUS
FLG
71
63
55
47
PRIORITY
39
Mini-Key
INDEX
31
23
Figure 5-21. Search Result Register
15
7
N = 17 for CYNSE10512
0
Table 5-14. Search Result Register
Field
Index
(decimal)
Initial Value
(binary)
INDEX
[N:0]
0
Mini-Key
[31:24]
0
Mini-Key. This field contains a copy of the Mini-Key value selected for the Search
operation. The value comes from the selected CPR.
PRIORITY
[39:32]
0
Soft Priority. This field holds the priority value of the sub-block where a successful
search occurs. Otherwise it holds the priority of the next-free entry sub-block. If there
are no free entries, this field is set to the selected CPR’s Soft Priority value. This
field is not valid when STATUS value is Taken.
STATUS
[43:40]
0
Next-free Entry Status. This field contains the status information for the next-free
entry.
[23:M]
Description
Index. This field contains the Hit or Miss index inside the Core. N = 17 for
CYNSE10512, 16 for CYNSE10256, 15 for CYNSE10128.
Reserved. M = 18 for CYNSE10512, 17 for CYNSE10256, 16 for CYNSE10128.
The STATUS value is encoded as described below:
0000: Single match. Search hit and there is a single match.
0010: Single free entry. Search miss and there is a single free entry.
0100: Single free sub-block. Search miss and there is a single free sub-block.
0110: Single free block. Search miss and there is a single free block.
0001: Multiple matches. Search hit and there are multiple matches.
0011: Multiple free entries. Search miss and there are multiple free entries
0101: Multiple free sub-blocks. Search miss and there are multiple free sub-blocks.
0111: Multiple free blocks. Search miss and there are multiple free blocks.
1000: Taken. Search miss and there are no free entries.
[62:44]
FLG
[63]
Reserved.
0
[71:64]
Flag. When set to 1, this flag indicates that a Search operation resulted in a miss,
this device has a free entry and the upstream devices in a cascade have a Search
miss with no free entries reported. Note that a device with no free entries can still
have free blocks or sub-blocks.
Reserved.
Table 5-15 below shows the different parts of the INDEX field of the SRR.
Table 5-15. SRR’s INDEX Composition Based on STATUS
INDEX[17:11]
INDEX[10:9]
Hit
STATUS
Block ID
Sub-block ID
Hit Entry Index
Free Entry
Block ID
Sub-block ID
Free Entry Index
Free Sub-block
Block ID
Sub-block ID
All zeros
Free Block
Taken
Document #: 38-02069 Rev. *F
Block ID
All zeros
Undefined
Undefined
INDEX[8:0]
All zeros
Undefined
Page 36 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.14
Block Mini-Key Register (BMR)
The BMR is only accessible when the device is in the Enhanced mode. There is one BMR for each block in the device. The
following table (Table 5-16) shows the BMR fields.
71
63
Mini-Key2
Mini-Key1
47
55
NES
Mini-Key0
Mini-Key3
39
31
23
Figure 5-22. Block Mini-Key Register
15
7
0
Table 5-16. Block Mini-Key Register Description
Field
Range
(decimal)
Initial Value
(binary)
NES
[1:0]
0
[31:2]
Description
NSE Entry Size. This field selects the entry width for the associated block. A
Search operation that is of different size than the NES will cause the block to not
participate in the search.
The NES encoding is as follows:
00: 72-bit
01: 144-bit
10: 288-bit
11: 576-bit
For proper free-entry address computation, this NES field must be set before
initializing the entries in a block. The entries of a block must then be initialized to
a known value before accessing the block.
Reserved.
Mini-Key3
[39:32]
0
Mini-Key #3. There are four Mini-Key fields in each BMR. When an operation
occurs, all four fields are checked against the Mini-Key in the selected CPR by the
command. If there is a match, the associated block is enabled to participate in the
operation.
Mini-Key2
[47:40]
0
Mini-Key #2. See Mini-Key #3 description.
Mini-Key1
[55:48]
0
Mini-Key #1. See Mini-Key #3 description.
Mini-Key0
[63:56]
0
Mini-Key #0. See Mini-Key #3 description.
[71:64]
Document #: 38-02069 Rev. *F
Reserved.
Page 37 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.15
Block Priority Register (BPR)
The BPR is only accessible when the device is in the Enhanced mode. There is one BPR for each block in the device. For each
Priority in the BPR, there is an alias address (Block Priority Register Address) which allows individual priorities to be updated.
Table 5-17 shows the BPR fields.
V3
V2
V1
V0
PRIORITY0
71
63
55
47
39
31
PRIORITY1
23
PRIORITY2
15
PRIORITY3
7
0
Figure 5-23. Block Priority Register
Table 5-17. Block Priority Register Description
Field
PRIORITY3
Range Initial Value
(decimal)
(binary)
[7:0]
0
Description
Soft Priority #3. There are four Priority fields in each BPR. Each Priority represents the
priority of a sub-block located within the block associated with this register. Priority value
of 00 (hex) is highest and FF (hex) is lowest in priority.
The addresses in a block associated with each Soft Priority is as follows:
Entry Index 0 to 511: Priority0
Entry Index 512-1023: Priority1
Entry Index 1024-1535: Priority2
Entry Index 1536-2047: Priority3
PRIORITY2
[15:8]
0
Soft Priority #2. See Soft Priority #3 description.
PRIORITY1
[23:16]
0
Soft Priority #1. See Soft Priority #3 description.
[31:24]
0
Soft Priority #0. See Soft Priority #3 description.
PRIORITY0
[59:32]
Reserved.
V3
[60]
0
V #3. There are four V fields in each BPR. Each field represent the valid bit for a sub-block
within the block associated with this register. If this bit is set to 1 and the Soft Priority in
the CPR selected by the operation matches, the associated sub-block will participate in
the operation. If this bit is set to 0, the associated sub-block will not participate in a Search
operation.
V2
[61]
0
V #2. See V #3 description.
V1
[62]
0
V #1. See V #3 description.
V0
[63]
0
V #0. See V #3 description.
[71:64]
Document #: 38-02069 Rev. *F
Reserved.
Page 38 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.4.16
Block Parity Register (BPAR)
The BPAR is only accessible when the device is in the Enhanced mode. There is one BPAR for each block in the device. Table 518 shows the BPR fields.
PERR
EN
71
63
47
55
39
31
23
15
7
0
Figure 5-24. Block Parity Register
Table 5-18. Block Parity Register Description
Range
Initial Value
(decimal)
(binary)
Field
PERR
[3:0]
0000
Parity Error. This field contains the status of a Parity operation. It is set to 1 when any parity
error is detected during the Parity operation on the associated block. Each bit corresponds
to one of the four x72 entries checked during the Parity operation. Bit[0] corresponds to the
lowest address. This field is sticky, i.e., it can only be cleared by a user write to the register.
This field contains only this block’s status. To clear this bit, the user must write a “1” to this
bit location. Writing a “0” will preserve the old value.
[30:4]
EN
Reserved.
[31]
0
Enable Parity Checking. This field enables parity checking for the associated block. When
set to 1, the associated block will participate in Parity operation.
[71:32]
5.4.17
Description
Reserved.
Block NFA Register (BNFA)
The BNFA is only accessible when the device is in the Enhanced mode. There is one BNFA for each block in the device. Table 519 shows the BNFA fields.
47
39
NFA2
31
23
MULTI3
F3
55
NFA1
MULTI2
F2
63
MULTI1
F1
MULTI0
F0
71
NFA0
15
NFA3
7
0
Figure 5-25. Block NFA Register
Table 5-19. Block NFA Register Description
Field
NFA3
Range Initial Value
(decimal)
(binary)
[8:0]
0
[13:9]
Description
Next-free Address for Sub-block #3. This field contains the address/index of the nextfree entry within the sub-block of the block associated with this register. If the entry size is
larger than x72, the least significant bits will be set to 0 as follows:
x144: NFAx[0] = ‘0’,
x288: NFAx[1:0] = “00”,
x576: NFAx[2:0] = “000”.
Reserved.
MULTI3
[14]
1
Multiple Free Entries in Sub-block #3. This field contains the multiple free entry status.
If there are multiple free entries in the sub-block, this bit is set to 1.
F3
[15]
0
Free Entry in Sub-block #3. This field indicates the sub-block full status. If this field is set
to 1, the sub-block is full and there are no free entries. If the field is set to 0, the sub-block
is not full and there is a free entry.
NFA2
[24:16]
0
Next-free Address for Sub-block #2. See NFA3 description.
[29:25]
Reserved.
MULTI2
[30]
1
Multi Free Entry in Sub-block #2. See MULTI3 description.
F2
[31]
0
Free Entry in Sub-block #2. See F3 description.
Document #: 38-02069 Rev. *F
Page 39 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 5-19. Block NFA Register Description (continued)
Range Initial Value
(decimal)
(binary)
Field
NFA1
[40:32]
0
[45:41]
MULTI1
Description
Next-free Address for Sub-block #1. See NFA3 description.
Reserved.
[46]
1
Multi Free Entry in Sub-block #1. See MULTI3 description.
F1
[47]
0
Free Entry in Sub-block #1. See F3 description.
NFA0
[56:48]
0
Next-free Address for Sub-block #0. See NFA3 description.
[61:57]
MULTI0
F0
Reserved.
[62]
1
Multi Free Entry in Sub-block #0. See MULTI3 description.
[63]
0
Free Entry in Sub-block #0. See F3 description.
[71:64]
5.4.18
Reserved.
Block Priority Register Aliases (BPRA)
The BPRA is only accessible when the device is in the Enhanced mode. There are four BPRAs for each block. These pseudo
registers provide an alternate means to update the associated block’s BPR. The fields of these BPRAs exactly match the BPR
fields. Please see the corresponding BPR fields for the descriptions of the BPRAs fields.
Table 5-20 shows the BPRA fields for BPR’s Priority0.
V0
PRIORITY0
71
63
55
47
39
31
23
7
0
15
7
0
7
0
PRIORITY1
V1
71
15
63
55
47
39
31
23
V2
PRIORITY2
71
63
55
47
39
31
23
15
V3
PRIORITY3
71
63
55
47
39
31
23
15
7
0
Figure 5-26. Block Priority Register Aliases
Document #: 38-02069 Rev. *F
Page 40 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 5-20. Block Priority Register Alias for Priority #0 Fields
Field
Range
(decimal)
PRIORITY0
[31:24]
Initial Value
(binary)
[23:0]
Reserved.
0
[62:32]
V0
Description
Priority #0.
Reserved.
[63]
0
[71:64]
V #0.
Reserved.
Table 5-21 shows the BPRA fields for BPR’s Priority1.
Table 5-21. Block Priority Register Alias for Priority #1 Fields
Field
Range
(decimal)
Initial Value
(binary)
[15:0]
PRIORITY1
[23:16]
0
[61:24]
V1
Description
Reserved.
Priority #1.
Reserved.
[62]
0
[71:63]
V #1.
Reserved.
Table 5-22 shows the BPRA fields for BPR’s Priority2.
Table 5-22. Block Priority Register Alias for Priority #2 Fields
Field
Range
(decimal)
Initial Value
(binary)
[7:0]
PRIORITY2
[15:8]
0
[60:16]
V2
Description
Reserved.
Priority #2.
Reserved.
[61]
0
[71:62]
V #2.
Reserved.
Table 5-23 shows the BPRA fields for BPR’s Priority3.
Table 5-23. Block Priority Register Alias for Priority #3 Fields
Field
Range
(decimal)
Initial Value
(binary)
PRIORITY3
[7:0]
0
[59:8]
V3
[60]
[71:61]
5.5
Description
Priority #3.
Reserved.
0
V #3.
Reserved.
Multi-Hit Description
For a Search operation, Multi-Hit is set when there are multiple matching entries in the array (Non-Enhanced) or in the selected
blocks (Enhanced). For a Learn operation, Multi-Hit is set when there are multiple free entries in the array (Non-Enhanced) or in
the selected blocks (Enhanced). Multi-Hit maintains its value until another operation changes it.
In the Non-Enhanced mode, the Multi-Hit signal is valid four cycles after the command is issued, regardless of the setting of TLSZ
and HLAT. In the Enhanced mode, the Multi-Hit signal is valid at the same time as SSV.
Document #: 38-02069 Rev. *F
Page 41 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
5.6
CYNSE10512
CYNSE10256
CYNSE10128
Clocks
If the CLK_MODE pin is LOW, Ayama 10000 receives the CLK2X and PHS_L signals. It uses the PHS_L signal to divide CLK2X
and generate an internal clock (CLK[6]), as shown in Figure 5-27. If the CLK_MODE pin is HIGH, Ayama 10000 receives CLK1X
only. Ayama 10000 uses an internal phase-locked loop (PLL) to lock the frequency of CLK1X and generates the internal clock
CLK, as shown in Figure 5-28. Also noted on these figures are cycles A and B. In CLK2X mode, cycle A begins on the rising edge
of CLK2X, when PHS_L is Low, and ends on the next rising edge. Cycle B begins on the rising edge of CLK2X when PHS_L is
High, and ends on the subsequent CLK2X rising edge. For CLK1X mode, the falling edge of CLK1X is considered the end of
cycle A, while the rising edge after that is considered the end of cycle B. Valid data must be available for the NSE at the END of
any cycle. Note. For the purpose of showing timing diagrams, all such diagrams in this document will be shown in CLK2X mode.
For a timing diagram in CLK1X mode, the following substitution can be made (see Figure 5-29).
“Cycle A End”
“Cycle B End”
CLK2X
PHS_L
CLK[7]
Input Data
A
B
Figure 5-27. Ayama 10000 Clocks (CLK2X and PHS_L)
“Cycle A End” “Cycle B End”
CLK1X
CLK[7]
Input Data
A
B
Figure 5-28. Ayama 10000 Clocks (CLK1X)
CLK2X
PHS_L
Use for CLK2X mode
Use for CLK1X mode
CLK1X
Figure 5-29. Ayama 10000 Clocks for All Timing Diagrams
Notes:
6. “CLK” is an internal clock signal.
7. Any reference to “CLK” cycles means one cycle of CLK.
8. Only supported in Non-Enhanced mode.
Document #: 38-02069 Rev. *F
Page 42 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
5.7
CYNSE10512
CYNSE10256
CYNSE10128
Phase-Locked Loop
When the device first powers up, it takes 0.5 milliseconds (ms) after the power supplies are stable to lock the internal PLL. During
this time period, the RST_L must be held LOW for proper power-up. All signals to the device in CLK1X mode are sampled by a
clock that is generated by multiplying CLK1X by two. Since the PLL has a locking range, the device will only work between the
range of frequencies specified in the timing specification wave form section of this data sheet (see Section 10.0, “AC Timing
Parameters, Waveforms and Test Conditions,” on page 138).
5.8
Pipeline Latency
Pipeline latency is used to give enough time for a cascaded system’s arbitration logic to determine the device that will drive the
output of an operation on the SRAM bus. The Ayama 10000 has a default of 4 CLK1X pipeline latencies but more latency can
be added as necessary. The number of additional pipeline stages is set in the TLSZ and HLAT fields of the COMMAND Register.
The number of pipeline stages also controls the maximum operating speed for a single Ayama 10000 NSE. Table 5-24 lists the
additional pipeline stages and the maximum operating speed.
Table 5-24. Pipeline Stages and Maximum Operating Speed.
TLSZ
Additional CLK1X Cycle Latency
Total Search CLK1X Cycle Latency
Maximum Operating Speed
(CLK1X/CLK2X)
00
0
4
83/166 MHz
01
1
5
100/200 MHz
10
2
6
133/266 MHz
11
Invalid
Invalid
Invalid
Internal register for configuration: CMD
5.9
DQ Bus Encoding of Ayama 10000 Address Space
A set of parameters for an operation must be provided in the DQ bus to the NSE along with the command sent in the CMD bus.
This section covers the encoding of the parameters expected in the DQ bus. There are two ways of addressing an entry location
or an internal register within the device: Direct and Indirect. The internal registers can only use Direct addressing while Data array,
Mask array and SRAM access operations can use either Direct or Indirect. Indirect addressing allows the use of the SSR register
INDEX field as the address for a Read, Write and Learn operations. Indirect Read operation on the internal registers will return
undefined values.
Document #: 38-02069 Rev. *F
Page 43 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.9.1
Addressing the Data Array, Mask Array and External SRAM
The following table (Table 5-25) lists the parameters for addressing the Data array, Mask array and external SRAM.
N = 16 for CYNSE10256
55
47
39
31
23
TARGET
63
SSR
INDIRECT
PARITY
71
CHIPID
N = 15 for CYNSE10128
ADDRESS
15 N = 17 for CYNSE10512
7
0
Figure 5-30. Data Array, Mask Array and External SRAM Address Space Encoding
Table 5-25. Data Array, Mask Array and External SRAM Address Space Encoding
Field
Range
(decimal)
ADDRESS
[N:0]
Description
Address. This field contains the location of the entry to be accessed on Direct Addressing operations.
N = 17 for CYNSE10512, 16 for CYNSE10256, 15 for CYNSE10128.
Note that on a burst Read or Write operation, the appropriate burst register (WBURADR or RBURADR)
INDEX field is used as the address.
[M]
Reserved. M = 18 for CYNSE10512, [18:17] for CYNSE10256, [18:16] for CYNSE10128.
TARGET
[20:19]
Target Area Select. This field indicates in what context the access takes place. It is encoded as follows:
00: Access the Data array
01: Access the Mask array
10: Access the external SRAM
11: Access the Internal Registers (Refer toSection 5.9.2)
CHIPID
[25:21]
Device ID. This field indicates which NSE device should respond to the READ or WRITE operation.
CHIPID value “11111” indicates a broadcast operation.
SSR
[28:26]
SSR Index. This field selects the SSR for Indirect accesses.
INDIRECT
[29]
Indirect Addressing Enable.
1: Indirect.
When DQ[30] is 0, the selected SSR register INDEX field is used to generate the address as follow:
{SSR[17:3], SSR[2] | DQ[2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.
To issue a Read Parity command, this bit must be set to 1. The address of the entry location to be
checked is taken from the PARITY control register’s ADR field. Note that Read Parity command can
be issued only on a Read command. Issuing an Indirect Write with Bit[30] set to 1 will result in NoOperation.
0: Direct. DQ[17:0] contains the address for the operation.
PARITY
[30]
Read Parity. This bit must be set to 1 to issue a Read Parity command. It is valid only when DQ[29]
is also set to 1.
[71:31]
Reserved.
The address generation of the SADR bits varies depending on the operation being performed. The following table (Table 5-26)
shows the SRAM address generation for the various operations.
Table 5-26. SRAM Address Generation
Command
SRAM Operation
SADR[M+8:M+6][9]
Search
Read
CMD[8:6]
ID[4:0]
Index[M:0]
Learn
Write
CMD[8:6]
ID[4:0]
NFA/SRR[M:0][11]
SRAM PIO Read
Read
CMD[8:6]
ID[4:0]
DQ[M:0]
SRAM PIO Write
Write
CMD[8:6]
ID[4:0]
DQ[M:0]
Indirect Read
Read
CMD[8:6]
ID[4:0]
SSR[M:0] | DQ[2:0][12]
Indirect Write
Write
CMD[8:6]
ID[4:0]
SSR[M:0] | DQ[2:0][12]
SADR[M+5:M+1]
SADR[M:0][9,10]
Notes:
9. When MultiSearch feature is enabled, SADR[M+8] is not used and SADR[M] will be 0 to indicate Array0 output or 1 to indicate Array 1 output.
10. M = 17 for CYNSE10512; M = 16 for CYNSE10256; M = 15 for CYNSE10128.
11. Non-Enhanced mode uses NFA register. Enhanced mode uses SRR register.
12. SSR[2:0] is OR-ed with DQ[2:0] to generate the SADR[2:0] values.
Document #: 38-02069 Rev. *F
Page 44 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
5.9.2
Addressing the Internal Registers
The following table (Table 5-27) details the parameters expected (in DQ bus) to access the internal registers of the NSE.
63
47
55
39
31
REGSEL
INDIRECT
71
CHIPID
BLKNUM
REGSEL
15
7
23
0
Figure 5-31. Internal Register Address Space Encoding
Table 5-27. Internal Register Address Space Encoding
Field
Range
(decimal)
REGSEL
[10:0]
Register Address Selected. This field selects which internal register to address.Table 53 lists the registers that are available.
BLKNUM
[17:11]
Block Number. This field selects the block within the device that will participate in the
operation. It is only used when accessing block specific internal registers (BMR, BPR,
BPAR, BNFA and BPRA0-3). For other internal register accesses, this field must be set to 0.
RSEL
[20:19]
Register Area Select. This field indicates in what context the access takes place. It must
be set to “11”.
CHIPID
[25:21]
Device ID. This field indicates which NSE device should respond to the READ or WRITE
operation. CHIPID value “11111” indicates a broadcast operation.
[28:26]
Reserved.
[18]
INDIRECT
[29]
[71:30]
5.10
Description
Reserved.
Indirect Addressing Enable. This bit must be cleared to 0.
Reserved.
Depth Cascading
The NSE application can depth-cascade the devices to various table sizes of different widths (72-bit, 144-bit, 288-bit or 576-bit).
The devices perform all the necessary arbitration to decide which device will drive the SRAM bus. Some operations and features
are not cascadable, which means that the operation or feature is on a device-by-device basis and the results are not propagated
to the next device. Table 5-28 lists those operations and features. The following subsections covers the interconnects when the
devices in a cascade operates in the Non-Enhanced mode or Enhanced Mode with MSE set to 0 (MultiSearch disabled). For
device interconnects when operating in Enhanced mode with MultiSearch enabled, please refer to Figure 6-14.
Table 5-28. Cascadability of Operations and Features
Enhanced Mode
with MSE = 0
Non-Enhanced
Operations / # of Devices
MultiSearch Command
Enhanced Mode
with MSE = 1
1
2-8
9-31
1
2-8
9-31
1
2-8
9-31
No
No
No
No
No
No
Yes
Yes
No
Yes
No[13]
No[13]
Yes
No[13]
No[13]
Learn Command
Yes
Yes
No
Yes
Yes
No[13]
Soft Priority
No
No
No
Yes
No[13]
No[13]
FULL
Yes
Yes
No
Yes
Yes
No
Yes
No
No
MULTI_HIT
Yes
No
No
Yes
No
No
Yes
No
No
5.10.1
Depth Cascading up to Eight Devices in One Block
Figure 5-32 shows the interconnection of up to eight devices in a cascade to form 2M × 72, 1M × 144, 512K × 288, or 256K x
576 tables. Each NSE asserts the LHO[1] and LHO[0] signals to inform downstream devices of its result. LHI[6:0] signals for a
device are connected to LHO signals of the upstream devices. The host ASIC must program the TLSZ to 01 (binary) for each of
up to eight devices in a block. Only a single device drives the SRAM bus in any single cycle.
Note:
13. Software solutions are possible for these cases. Please refer to specific application notes.
Document #: 38-02069 Rev. *F
Page 45 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
SRAM
BHI[2:0]
6
3
LHI
Ayama 10000 #0
2
6 5 4 3
Ayama 10000 #1 LHI
2
6 5 4 3
LHI
Ayama 10000 #2
2
LHO[1]
SSF, SSV
DQ[71:0]
CMDV
CMD[10:0]
BHI[2:0]
LHO[1]
BHI[2:0]
LHO[1]
5
4
LHO[1]
BHI[2:0]
1
0
LHO[0]
0
6 5 4 3
2
LHI
Ayama 10000 #3
LHO[0]
1
0
6 5
Ayama 10000 #4
1
0
4
3
LHI
LHO[0]
2 1
LHI
0
6 5
4
Ayama 10000 LHI
#5
LHO[0]
BHI[2:0] 3
2
1
LHI
0
6
5
4
LHI
Ayama 10000 #6
LHO[0]
1
LHI
LHO[0]
1
BHI[2:0] 3
2
0
LHO[0]
BHI[2:0]
BHI[2:0]3
1
0
5 4
LHI
Ayama 10000 #7
2
6
BHO[0]
BHO[1]
BHO[2]
BHO[0]
BHO[1]
BHO[2]
LHO[1] LHO[0]
Figure 5-32. Depth Cascading in a Single Block
Document #: 38-02069 Rev. *F
Page 46 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
5.10.2
CYNSE10512
CYNSE10256
CYNSE10128
Depth Cascading up to 31 Devices in 4 Blocks
Figure 5-33 shows the cascading of up to four blocks. Each block except the last contains up to eight Ayama 10000 devices, and
the interconnection within each with the cascading of up to eight devices in a block was shown in the previous subsection.
Note. The interconnection between blocks for depth cascading is important. For each Search, a block asserts BHO[2], BHO[1],
and BHO[0]. The BHO[2:0] signals for a block are taken only from the last device in that block. For all other devices within that
block, these signals stay open. The host ASIC must program TLSZ to 10 (binary) in each of the devices for cascading up to 31
devices (in up to four blocks).
BHI[2]
BHI[1]
BHI[0] GND
Block of 8 Ayama 10000s Block 0
(devices 0–7)
BHO[2]
BHO[1]
BHO[0]
SSF, SSV
SRAM
BHI[2]
BHI[1]
BHI[0] GND
Block of 8 Ayama 10000s Block 1
(devices 8–15)
BHO[2]
BHO[1]
BHO[0]
BHI[2]
BHI[1]
BHI[0] GND
Block of 8 Ayama 10000s Block 2
(devices 16–23)
BHO[2]
BHO[1]
BHO[0]
BHI[2]
BHI[1]
BHI[0]
Block of 7 Ayama 10000s Block 3
(devices 24–30)
BHO[2]
BHO[1]
BHO[0]
DQ[71:0]
CMD[10:0], CMDV
Figure 5-33. Depth Cascading 4 Blocks
5.10.3
Depth Cascading for a FULL Signal
Bit[0] of each of the 72-bit entries is designated as a special bit (1 = occupied, 0 = empty). For each Learn or PIO Write to the
data array, each device asserts FULO[1] or FULO[0] depending on whether or not it has any empty locations within it (see
Figure 5-34). Each device combines the FULO signals from the devices above it with its own full status to generate a FULL signal
that gives the full status of the table up to the device asserting the FULL signal. Figure 5-34 shows the hardware connection
diagram for generating the FULL signal that goes back to the ASIC. In a depth-cascaded block of up to eight devices, the FULL
signal from the last device should be fed back to the ASIC controller to indicate the fullness of the table. The FULL signal of the
other devices should be left open. Note. The Learn instruction is supported for only up to eight devices, whereas FULL cascading
is allowed only for one block in tables containing more than eight devices. In tables for which a Learn instruction is not going to
be used, the bit[0] of each 72-bit entry should always be set to 1.
Document #: 38-02069 Rev. *F
Page 47 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
VDDQ
DQ[71:0]
6 5
Ayama 10000
FULO[1]
4 3
FULI
2
1
0
FULO[0]
FULL
6 5
Ayama 10000
4 3
FULI
2
1
VDDQ
0
FULO[0]
FULO[1]
FULL
6 5
Ayama 10000
4 3
FULI
FULO[1]
2
1
VDDQ
0
FULO[0]
6 5
Ayama 10000
4 3
FULI
FULO[1]
2
1
FULL
VDDQ
FULL
VDDQ
FULL
VDDQ
FULL
VDDQ
0
FULO[0]
6 5
Ayama 10000
4 3
FULI
2
1
0
FULO[0]
3
3
2 1
FULI
0
2 1
FULI
0
4 FULI
6 5
Ayama 10000
FULO[0]
6
5
Ayama 10000
FULO[0]
4
FULI
FULL
3
2 1
FULI
0
6 5
Ayama 10000
4
FULI
FULL
FULO[1] FULO[0]
Figure 5-34. FULL Signal Generation in a Cascaded Table
5.11
Device Selection in a Cascaded System
On a Direct Read operation, if the CHIPID field matches the current device’s ID[4:0], this device will respond to the read request.
If the CHIPID field does not match, the device will not respond. Note that if the CHIPID does not match any device in the cascade,
no read acknowledge will be generated. If the CHIPID is set to broadcast (“11111”, binary), the device with the LDEV bit set to 1
will respond to the read request.
On an Indirect Read operation, if the CHIPID field matches the current device’s ID[4:0], this device will respond to the read
request. If the CHIPID field does not match, the device will not respond. Note that if the CHIPID does not match any device in
the cascade, no read acknowledge will be generated. If the CHIPID is set to broadcast (“11111”), each device examines its SSR
register’s VAL and GVAL bits. The device with one of these bits set responds to the read request. If none of these bits are set
(this occurs when a Search has not been done after a reset), no read acknowledge will be returned.
On a Direct Write operation, if the CHIPID field matches the current device’s ID[4:0], this device will perform the write request. If
the CHIPID field does not match, the device will not respond. If the CHIPID is set to broadcast, all devices write to the desired
location.
Document #: 38-02069 Rev. *F
Page 48 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
On an Indirect Write operation, if the CHIPID field matches the current device, this device will perform the write request. If the
CHIPID field does not match, the device will not respond. If the CHIPID is set to broadcast, different actions occur based upon
the target. If the target is an internal register, the write request is ignored. If the target is a Data or Mask array, the device with the
VAL field of the SSR register set performs the write request. If the target is external SRAM, the device with the LRAM field set
will drive the SRAM signals.
5.12
Power-up Sequence
Ayama 10000 requires that the power supplies follow a known sequence to ensure successful device power-up to set the device
to its initial state. RST_L should be held Low before the power supplies ramp-up and must be held Low for a duration of time
afterward. Clock signals (CLK1X/CLK2X and PHS_L) should start running after the power supplies become stable. All IO voltages
(VDDQ, which includes VDDQ_ASIC and VDDQ_SRAM) should only ramp up only after the core voltage (VDD) level reaches 90% point.
The following describes the proper power-up sequence required to correctly initialize the Cypress Network Search Engines before
functional access to the device can begin. The following steps are presented in order of priority.
1. Hold RST_L and TRST_L signals low and power up VDD. Then power up VDDQ when VDD is stable. TRST_L can be tied to
RST_L, tied low permanently, or driven asynchronously (more information on resetting JTAG in the JTAG section of the
datasheet).
2. Start running CLK2X/CLK1X and PHS_L (if applicable) after VDDQ powers up.
3. Hold RST_L low for at least 0.5 ms + tRSTL after the clock signal is stable, then drive high.
RST_L should be set High with sufficient hold time with respect to CLK2X. Following steps 1 through 3 will power up the device
gracefully and ensure proper operation of the device. Figure 5-35 illustrates the proper sequences of the power-up operation.
VDD
VDDQ
CLK2X
PHS_L
TRST_L can either be
driven asynchronously,
tied Low permanently, or
tied to RST_L
TRST_L
TRST_L
asynchronous delay
TRST_L/RST_L
PLL lock time, 0.5 ms
tRSTL
Figure 5-35. Proper Power-up Sequence
Note: The PLL will lose lock if the CLK2X/CLK1X or PHS_L (if applicable) stop transitioning.
Document #: 38-02069 Rev. *F
Page 49 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.0
Operations and Timing Diagrams
A master device, such as an ASIC controller, issues commands to the Ayama 10000 device using the CMD bus and CMDV
signals. The following subsections describe the operation of these commands.
6.1
Command Encoding
The Ayama 10000 device implements four basic commands, as shown in Table 6-1. The Search command is a non-blocking
operation which allows another operation to be issued immediately on the following cycle. Read, Write and Learn are blocking
operations. There are also other derivative commands that the device supports. The operation of basic commands as well as the
derivative commands are explained in more detail in the following sections.
The command code must be presented to CMD[1:0] while keeping the CMDV signal HIGH for two CLK2X cycles (cycles A and
B) when the CLK_MODE pin is LOW. In CLK2X mode, the controller ASIC must align the instructions using the PHS_L signal.
The command code must be presented to CMD[1:0] while keeping the CMDV signal HIGH for one CLK1X cycle when the
CLK_MODE pin is HIGH. In CLK1X mode, cycle A ends on the falling edge of CLK1X and cycle B ends on the rising edge of
CLK1X. Valid data must be present at the edge ending any given cycle for valid inputs. The CMD[10:2] field passes command
parameters in cycles A and B. All commands must begin with cycle A operations.
Table 6-1. Command Codes
Command Code
(binary)
Command
Description
00
Read
Reads from one of the following: data array, mask array, device registers, or external SRAM.
Read command is also used to issue Read Parity command.
01
Write
Writes to one of the following: data array, mask array, device registers, or external SRAM.
10
Search
11
Learn
6.2
Searches the data array for a desired pattern using the specified register from the GMR
array and local mask associated with each data cell.
The device has internal storage for up to sixteen comparands that it can learn. The device
controller can insert these entries at the next-free address (as specified by the NFA register)
using the Learn instruction.
Command Bus Parameters
Table 6.2.1, Table 6.2.2 and Table 6.2.3 list the command bus fields that contain the Ayama 10000 command parameters and
their respective cycles.
6.2.1
Non-Enhanced Mode (EMODE = 0)
Cm d
READ
WRITE
Cycle
A
B
A
B
10
9
X
GMR[3]
8
7
EADR[2:0]
X
6
5
4 3
[14]
0
0
0=Normal
EADR[2:0][14]
1=Parallel
0
GMR[2:0]
0=x72
SEARCH
A
GMR[3]
X
GMR[2:0]
B
0 = Single
1 = Burst
0 = Single
1 = Burst
1=x288 (first cycle)
0=x288 (last cycle)
CMPR[3:0]
SSR[2:0]
X
0 0
0 1
1 0
EADR[2:0][14]
A
LEARN
1 0
0=x72 or x144
EADR[2:0][14]
1=x144
X=x288
B
2
X
X
0
0=x72
CMPR[3:0]
1 1
1=x144
Note:
14. The NSE density determines to which SADR field EADR[2:0] is mapped. In Ayama10128, SADR[23:21] gets EADR[2:0]; In Ayama10256, SADR[24:22] gets
EADR[2:0]; In Ayama10512, SADR[25:23] gets EADR[2:0].
Document #: 38-02069 Rev. *F
Page 50 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.2.2
Enhanced Mode (EMODE = 1) with MultiSearch Disabled (MSE = 0)
Cm d
Cycle
10
A
READ
X
X
GMR[3]
0=Normal
1=Parallel
B
A
WRITE
B
9
8
7
6
A
GMR[3]
EADR[2:0][14]
0
1=x144
B
X
X
SSR[2:0]
A
0=Data
1=Mask
0=CMPR
1=DQ
EADR[2:0][14]
B
0
0
LEARN
0
4
1 0
0
0 = Single
1 = Burst
0 0
GMR[2:0]
0 = Single
1 = Burst
0 1
CMPR[3:0]
00: x72; 01: x144; 1X:x288/x576
(all except last cycle);
0X:x288/x576 (last cycle)
1 1
Enhanced Mode (EMODE = 1) with MultiSearch Enabled (MSE = 1)
Cm d
Cycle
10
A
READ
A
B
9
X
X
GMR[3]
0=Normal
1=Parallel
B
WRITE
8
7
6
EADR[1:0]
0
SEARCH
A
1=x144
GMR[3]
5
2
1 0
0
0 = Single
1 = Burst
0 0
GMR[2:0]
0 = Single
1 = Burst
0 1
0
EADR[1:0][14]
0
0
0=Single-Search
1=Multi-Search
4
3
[14]
0=x72
EADR[1:0][14]
0=x72 or x144
1=x288/x576 (all except
GMR[2:0]
last cycles)
X=x288/x576
1 0
0=x288/x576 (last cycle)
SSR[2:0]
CMPR[3:0]
B
X
X
A
0=Data
1=Mask
0=CMPR
1=DQ
0
EADR[1:0][14]
B
0
0
0
00: x72; 01: x144; 1X:x288/x576
(all except last cycle);
0X:x288/x576 (last cycle)
LEARN
6.3
3
0=x72 or x144
1=x288/x576 (all except
GMR[2:0]
1 0
last cycle)
0=x288/x576 (last cycle)
CMPR[3:0]
EADR[2:0][14]
X=x288/x576
6.2.3
2
0
0=x72
SEARCH
5
EADR[2:0][14]
CMPR[3:0]
1 1
Read Command
In both the Non-Enhanced and Enhanced mode, the Read command can be issued to read data from the data array, mask array,
NSE-associated SRAMs or internal registers. The Read can be a single or burst Read (Table 6-2). Burst Read can only be issued
for accesses to the data or mask array locations. SRAM Read operation is covered in Section 6.7.1 to Section 6.7.3. In the
Enhanced mode, the Read command is also used to issue the Read Parity command, which is issued to perform parity check
on the data and mask array entries.
Read is a blocking operation and must be completed before the next operation can be issued.
Table 6-2. Single/Burst Read Command Parameters
CMD Parameter
CMD[2]
Read Command
Description
0
Single Read
Reads a single location of the data array, mask array, NSE-associated SRAM or internal
registers. All access information is applied on the DQ bus.
1
Burst Read
Reads a block of locations from the data or mask array as a burst. RBURREG specifies
the starting address and the length of the data transfer from the data or mask array; it
also auto-increments the address for each access. All other access information is
applied on the DQ bus.
Document #: 38-02069 Rev. *F
Page 51 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.3.1
Single Read
A single Read operation lasts six cycles (CLK1X) with the data driven out by the NSE on cycle 5 as illustrated in Figure 6-1.
cycle
cycle
cycle
cycle
cycle
cycle
1
2
3
4
5
6
CLK2X
PHS_L
CMDV
CMD[1:0]
CMD[10:2]
DQ
Read
A
B
Address
0
Data
ACK
Figure 6-1. Single-Location Read Cycle Timing
Read operation sequence:
• Cycle 1: The host ASIC applies the Read instruction on CMD[1:0] (CMD[2] = 0) using CMDV = 1, and the DQ bus supplies
the address. The host ASIC selects the Ayama 10000 device for which ID[4:0] matches the DQ[25:21] lines. If DQ[25:21] =
11111, the host ASIC selects the Ayama 10000 with the LDEV bit set. The host ASIC also supplies SADR[25:23] for
CYNSE10512, SADR[24:22] for CYNSE10256, SADR[23:21] for CYNSE10128 on CMD[8:6] in cycle A of the Read instruction
if the Read is directed to the external SRAM.
• Cycle 2: The host ASIC floats DQ[71:0] to a three-state condition.
• Cycle 3: The host ASIC keeps DQ[71:0] in a three-state condition.
• Cycle 4: The selected device starts to drive the DQ[71:0] bus and drives the ACK signal from Z to LOW.
• Cycle 5: The selected device drives the Read data from the addressed location on the DQ[71:0] bus, and drives the ACK
signal HIGH.
• Cycle 6: The selected device floats the DQ[71:0] to a three-state condition and drives the ACK signal LOW.
At the termination of cycle 6, the selected device releases the ACK line to a three-state condition. The Read instruction is complete
and the next operation can begin.
6.3.2
Burst Read
The burst Read operation lasts 4 + 2n CLK1X cycles, where n is the number of the burst length as specified by the BLEN field
of the RBURREG. The BLEN field is automatically decremented after each Read of the burst, so the register must be reinitialized
before another burst Read is issued. Instead of the address provided by the user, the address in the INDEX field of the RBURREG
is used and incremented each cycle.
Figure 6-2 illustrates the timing diagram for the burst Read of the data or mask array.
Document #: 38-02069 Rev. *F
Page 52 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
cyclecyclecyclecyclecyclecycle cycle cyclecyclecycle cyclecycle
1
2
3
4
5
6
7
8
9 10 11 12
CLK2X
PHS_L
CMDV
CMD[1:0]
Read
CMD[10:2]
A B
DQ
Address
0 Data0 0 Data1 0 Data2 0 Data3
ACK
EOT
Figure 6-2. Burst Read of the Data and Mask Arrays (BLEN = 4)
Burst Read operation sequence:
• Cycle 1: The host ASIC applies the Read instruction on CMD[1:0] (CMD[2] = 1) using CMDV = 1, and the address supplied
on the DQ bus. The host ASIC selects the Ayama 10000 device where ID[4:0] matches the DQ[25:21] lines. If
DQ[25:21] = 11111, the host ASIC selects the Ayama 10000 device with the LDEV bit set.
• Cycle 2: The host ASIC floats DQ[71:0] to a three-state condition.
• Cycle 3: The host ASIC keeps DQ[71:0] in a three-state condition.
• Cycle 4: The selected device starts to drive the DQ[71:0] bus and drives ACK and EOT from Z to LOW.
• Cycle 5: The selected device drives the Read data from the address location on the DQ[71:0] bus and drives the ACK signal
HIGH.
Cycles 4 and 5 repeat for each additional access until all the accesses specified in the BLEN field of RBURREG are complete.
On the last data transfer, the Ayama 10000 drives the EOT signal HIGH.
Cycle (4 + 2n): The selected device drives the DQ[71:0] to a three-state condition, and drives ACK and EOT signals LOW.
At the termination of cycle (4 + 2n), the selected device floats ACK and EOT to a three-state condition. The burst Read operation
is complete and the next operation can begin.
6.3.3
Read Parity
Data output of the Read Parity command should be ignored. Read Parity is a blocking operation only on the cycles as the normal
Read operation even though the parity status signal (PARERR) is valid TLSZ cycles later. Figure shows an example of the
PARERR update timing diagram with TLSZ set to “10” (two additional cycles of latency) to a total of eight cycles (six Read cycles
plus two TLSZ cycles).
6.4
Write Command
The Write command can be issued to write to the data array, mask array, NSE-associated SRAMs or internal registers. The Write
can be a single or burst Write (Table 6-3). Burst Write can only be issued for accesses to the data or mask array locations. SRAM
Write operation is covered in Section 6.7.4 to Section 6.7.6. The Write command is also used to issue the Parallel Write command.
Note that when Parity feature is enabled masks will be ignored and all bits will be written as presented in the DQ bus.
Document #: 38-02069 Rev. *F
Page 53 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Write is a blocking operation and must be completed before the next operation can be issued.
Table 6-3. Single/Burst Write Command Parameters
CMD Parameter
CMD[2]
Write Command
Description
0
Single Write
Writes a single location of the data array, mask array, NSE-associated SRAM or internal
registers. All access information is applied on the DQ bus.
1
Burst Write
Writes a block of locations to the data or mask array as a burst. WBURREG specifies the
starting address and the length of the data transfer from the data or mask array; it also
auto-increments the address for each access. All other access information is applied on
the DQ bus.
6.4.1
Single Write
A single Write operation lasts 3 cycles (CLK1X) as illustrated in Figure 6-3.
cycle 1
cycle 2
cycle 0
cycle 3
cycle 4
CLK2X
PHS_L
CMDV
CMD[1:0]
CMD[10:2]
DQ
Write
B
A
Address
Data
0
Figure 6-3. Single Write Cycle Timing
Write operation sequence:
• Cycle 1A: The host ASIC applies the Write instruction to CMD[1:0] (CMD[2] = 0) using CMDV = 1, and the target address
supplied on the DQ bus. The host ASIC also supplies the GMR index to mask the Write to the data or mask array location on
{CMD[10], CMD[5:3]}. For SRAM WRITEs, the host ASIC must supply the SADR[25:23] for CYNSE10512, SADR[24:22] for
CYNSE10256, SADR[23:21] for CYNSE10128 on CMD[8:6]. The host ASIC sets CMD[9] to 0 for a normal Write.
• Cycle 1B:The host ASIC continues to apply the Write instruction to CMD[1:0] (CMD[2] = 0) using CMDV = 1, and the address
supplied on the DQ bus. The host ASIC continues to supply the GMR index to mask the Write to the data or mask array
locations in {CMD[10], CMD[5:3]}. The host ASIC selects the device where ID[4:0] matches the DQ[25:21] lines, or it selects
all the devices when DQ[25:21] = 11111.
• Cycle 2: The host ASIC drives DQ[71:0] with the data to be written to the data array, mask array, or register location of the
selected device.
• Cycle 3: Idle cycle. DQ bus should be driven to 0.
At the termination of cycle 3, another operation can begin.
6.4.2
Burst Write
The burst Write operation lasts 2 + n CLK1X cycles, where n is the number of the burst length as specified by the BLEN field of
the WBURREG. The BLEN field is automatically decremented after each Write of the burst, so the register must be re-initialized
before another burst Write is issued. Instead of the address provided by the user, the address in the INDEX field of the WBURREG
is used and incremented each cycle.
Document #: 38-02069 Rev. *F
Page 54 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Figure 6-4 illustrates the timing diagram for the burst Write to the data or mask array.
cycle
2
cycle
1
cycle
3
cycle
4
cycle
5
cycle
6
CLK2X
PHS_L
CMDV
Write
CMD[1:0]
CMD[10:2]
A
B
Address Data0 Data1 Data2 Data3
DQ
0
DQ should be
driven to zero in
this cycle
EOT
Figure 6-4. Burst Write of the Data and Mask Arrays (BLEN = 4)
Burst Write operation sequence:
• Cycle 1A: The host ASIC applies the Write instruction to CMD[1:0] (CMD[2] = 1) using CMDV = 1, and the address supplied
on the DQ bus. The host ASIC also supplies the GMR index to mask the Write to the data or mask array locations in {CMD[10],
CMD[5:3]}. The host ASIC sets CMD[9] to 0 for the normal Write.
• Cycle 1B: The host ASIC continues to apply the Write instruction on CMD[1:0] (CMD[2] = 1) using CMDV = 1, and the address
supplied on the DQ bus. The host ASIC continues to supply the GMR index to mask the Write to the data or mask array
locations in {CMD[10], CMD[5:3]}. The host ASIC selects the device for which ID[4:0] matches the DQ[25:21] lines. It selects
all devices when DQ[25:21] = 11111.
• Cycle 2: The host ASIC drives the DQ[71:0] with the data to be written to the data or mask array location of the selected device.
The Ayama 10000 device writes the data from the DQ[71:0] bus only to the subfield with the corresponding mask bit set to 1
in the GMR that is specified by the index {CMD[10],CMD[5:3]} supplied in cycle 1.
• Cycles 3 to n + 1: The host ASIC drives the DQ[71:0] with the data to be written to the next data or mask array location of the
selected device (addressed by the auto-increment ADR field of the WBURREG register).
The Ayama 10000 device writes the data on the DQ[71:0] bus only to the subfield that has the corresponding mask bit set to 1
in the GMR specified by the index supplied in cycle 1 {CMD[10],CMD[5:3]}. The Ayama 10000 device drives the EOT signal LOW
from cycle 3 to cycle n; the Ayama 10000 device drives the EOT signal HIGH in cycle n + 1 (n is specified in the BLEN field of
the WBURREG).
• Cycle n + 2: The Ayama 10000 device drives the EOT signal LOW.
At the termination of cycle n + 2, the Ayama 10000 device floats the EOT signal to a three-state operation and the next instruction
can be issued.
6.4.3
Parallel Write
In order to write the Data or Mask array faster for initialization, testing, or diagnostics, the user can issue a Parallel Write command.
Parallel Write allows the user to specify one address and write multiple locations in the Core with the same data. Parallel Write
only works with Direct addressing. If Indirect addressing is used, the operation will result in No-Operation. Parallel Write can also
be done in burst operation.
In Non-Enhanced Mode, address bits DQ[10:1] specify which location to perform parallel write. DQ[17:11] defines a set of
partitions, all of which write two x72 entries (DQ[0] is ignored). For Ayama 10512, this corresponds to 64 parallel locations (32
8Kx72 partitions, 2 locations per partition).
In Enhanced Mode, address bits DQ[10:0] specify the location within a block. Parallel write only occurs on those blocks which
match the Mini-Key(s) selected by the GMR field. For Ayama 10512, this corresponds to 128 parallel locations (128 blocks, 1
location per block).
Document #: 38-02069 Rev. *F
Page 55 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.5
Search Command
One of the key parameters that controls SEARCH operation is TLSZ (Statically programmed in Command Register). TLSZ
controls the maximum number of devices that can be cascaded and the latency of SEARCH instruction, as shown in Table 6-4.
Table 6-4. TLSZ[1:0] Description
TLSZ[1:0]
Max. Number of Devices
Allowed in a Cascaded
NSEs
SEARCH Latencies (CLK1X Cycles)
Max. Table Size (With Max. Number of
Devices
00
Not Supported
Not Applicable
Not Applicable
01
8
5
N x 72
N/2 x 144
N/4 x 288
N/8 x 576
N = 2048K for CYNSE10512, 1024K for
CYNSE10256, 512K for CYNSE10128
10
31 (in single-search mode, 8 in
multisearch mode)
6
N x 72
N/2 x 144
N/4 x 288
N/8 x 576
N = 7936K for CYNSE10512, 3968K for
CYNSE10256, 1984K for CYNSE10128
11
Reserved
Reserved
Reserved
The following is a list of SEARCH operations described in the data sheet:
• Mixed-size Single Search for a single device on tables configured with different widths (TLSZ[1:0] = 01)
• Mixed-size MultiSearch for a single device on tables configured with different widths (TLSZ[1:0] = 01)
• 72-bit Single Search for single device or cascade up to eight devices (TLSZ[1:0] = 01)
• 72-bit MultiSearch for single device or cascade up to eight devices (TLSZ[1:0] = 01)
• 144-bit Single Search for cascade up to 31 devices (TLSZ[1:0] = 10)
• 576-bit Single Search for single device or cascade up to eight devices (TLSZ[1:0] = 01)
• 576-bit MultiSearch for single device or cascade up to eight devices (TLSZ[1:0] = 01)
• Mixed-size Single Search for cascade up to 31 devices on tables configured with different widths (TLSZ[1:0] = 10)
• Mixed-size MultiSearch for cascade up to eight devices on tables configured with different widths (TLSZ[1:0] = 01).
6.5.1
Mixed-size Single Searches with One Device on Tables Configured with Different Widths
This subsection covers single-searches with a single device configured with tables of different widths (×72, ×144, ×288). Figure 6-5
shows three sequential searches: first, a 72-bit Search on a ×72-configured table; a 144-bit Search on a ×144-configured table;
and a 288-bit Search on a ×288-configured table that each results in a hit. Figure 6-6 shows the sample table.
Note: If the mixed-size tables include a 576-bit table, then the device can only operate in the Enhanced Mode, as the maximum
table width allowed in the Non-Enhanced Mode is 288 bits.
One way to create multiple tables of different widths in an NSE is by having table designation bits. It is assumed that bits [71:70]
for each entry will be assigned such table designation bits. DQ[71:70] will be 00 in each of the two A and B cycles of the ×72-bit
Search (Search1). DQ[71:70] is 01 in each of the A and B cycles of the ×144-bit Search (Search2). DQ[71:70] is 10 in each of
the A, B, C, and D cycles of the ×288-bit Search (Search3).
Document #: 38-02069 Rev. *F
Page 56 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search1
Search3
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
10
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
X Y1Y2 Z1 Z2Z3 Z4
D1 D2
D3
Addr Addr
X
Y
Addr
Z
1
0
1
1
ALE_L
1
0
1
1
WE_L
1
OE_L
0
SADR[M:0]
CE_L
SSV
0
SSF
0
1
0
1
0
Search1Search2 Search3
×72 Hit ×144 Hit ×288 Hit
HLAT = 001 (binary), TLSZ = 00 (binary), LRAM = 1 (binary), LDEV = 1 (binary).
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-5. Timing Diagram for Mixed Single Search (One Device)
TLSZ = 01 (binary), LRAM = 1 (binary), LDEV = 1 (binary) for this particular example.
The following is the sequence of operation for a single Search command (also refer to Subsection 6.2, “Command Bus Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10”. The CMD[2] and
CMD[9] signals must be driven to logic 0 for the 72-bit search, but for 144-bit search, CMD[9] = 1 and CMD [2] = 0. For
288-bit search, CMD[9] is don’t care, whereas CMD[2] = 1 for the first “A” cycle and 0 for the last “A” cycle.
{CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this Search operation. CMD[8:6]
signals must be driven with the same bits that will be driven on SADR[25:23] for CYNSE10512, SADR[24:22] for
CYNSE10256, SADR[23:21] for CYNSE10128 if it has a hit.
— DQ Bus: At the same time in cycle A, DQ[71:0] must be driven with the 72-bit data to be compared.
Document #: 38-02069 Rev. *F
Page 57 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and to apply Search command CMD[1:0] = “10”. CMD[5:2]
must now be driven by the index of the comparand register pair for storing the search key presented on the DQ bus during
cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the
matching entry and hit flag (see page 27 for a description of SSR[0:7]). CMD[10:9] are don’t cares for this cycle.
— DQ Bus: The DQ[71:0] continues to carry the search key to be compared.
Note. For 72-bit searches, the host ASIC must supply the same 72-bit data on DQ[71:0] during both cycles A and B. Also, the
even and odd pairs of GMRs selected for the comparison must be programmed with the same value. For 144-bit, 288-bit or 576bit searches, each 72-bit presented on each cycle A and B will together form the 144-bit or 288-bit or 576-bit search key
respectively.
When an N-bit search key, K, is presented on the DQ bus, the entire table of N-bit entries is compared to the search key using
the GMR and local mask bits. The GMR is selected by the GMR Index in the command’s cycle A. K is also stored in both even
and odd comparand register pairs (selected by the comparand register index in command cycle B). K is compared with each entry
in the table, starting at location 0. A matching entry that satisfies the Soft Priority and Mini-Key scheme (for Enhanced Mode) will
be the winning entry, and its location address L will be driven as part of the SRAM address on the SADR[N:0] lines (see
Section 6.7, “SRAM PIO Access,” on page 121), N = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128.
The latency of the Search from command to SRAM access cycle is 5 for up to eight devices in the table (TLSZ[1:0] = 01). SSV
and SSF also shift further to the right for different values of HLAT, as specified in Table 6-5.
Figure 6-6 shows an example of multiple table configuration with a CYNSE10512 device.
Table 6-5. Shift of SSF and SSV from SADR
HLAT (binary)
Number of CLK Cycles
HLAT
Number of CLK Cycles
000
0
100
4
001
1
101
5
010
2
110
6
011
3
111
7
128K
32K
16K
72
144
288
Figure 6-6. Multiwidth Configurations Using CYNSE10512 as an Example
Referring to Figure 6-6, if the CYNSE10512 device is used in the Non-Enhanced Mode, the CFG field in the Configuration
Register should be configured to “1010101010101010010101010101010100000000000000000000000000000000” in order to
have three individual tables within a device. If the device is used in the Enhanced Mode, the NES field in the Block Mini-Key
Register (BMR) should be configured as follows:
• For the first 64 blocks in the data array, NES = 00 for 72-bit table width.
• For the next 32 blocks, NES = 01 for 144-bit table width.
• For the final 32 blocks, NES = 10 for 288-bit table width.
6.5.2
Mixed-size Multi Searches with One Device on Tables Configured with Different Widths
The multiple search operates the search commands in parallel on the upper half (array 0) and lower half (array 1) of the data
array in the device. The results from the two parallel searches are then driven on the SRAM bus at twice that rate relative to
single-search. This subsection covers multi searches with a single device configured with tables of different widths (×72, ×144,
×288) in each of the two arrays. Figure 6-7 shows three sequential searches: first, a 72-bit Search on a ×72-configured table; a
144-bit Search on a ×144-configured table; and a 288-bit Search on a ×288-configured table.
Note: MultiSearch is only available in the Enhanced Mode, not in the Non-Enhanced Mode. Figure 6-8 shows the sample table.
One way to create multiple tables of different widths in an NSE is by having table designation bits. It is assumed that bits [71:70]
for each entry will be assigned such table designation bits. DQ[71:70] will be 00 in each of the two A and B cycles of the ×72-bit
MultiSearch (M-Search1). DQ[71:70] is 01 in each of the A and B cycles of the ×144-bit MultiSearch (M-Search2). DQ[71:70] is
10 in each of the A, B, C, and D cycles of the ×288-bit MultiSearch (M-Search3).
Document #: 38-02069 Rev. *F
Page 58 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
M-Search3
M-Search1
10
10
10
M-Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
W X Y1Y2 Z1 Z2Z3 Z4
D1 D2 D3
D4
Miss in Array 1
Miss in Array 0
SADR[M:0]
CE_L
1
Addr
X
0
ALE_L
1
WE_L
1
Addr W
Addr Y
Addr
Z
1
0
1
0
1
0
1
1
0
1
0
OE_L
SSV
SSF
0
×72 Hit
in Array 0
×144 Hit
×72 Hit
in Array 1 in Array 0
×288 Miss
in Array 0
×144 Miss
in Array 1
×288 Hit
in Array 1
HLAT = 000 (binary), TLSZ = 00 (binary), LRAM = 1 (binary), LDEV = 1 (binary).
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-7. Timing Diagram for Mixed MultiSearch (One Device)
The MSE bit in the Command Register must be set high to enable the MultiSearch feature. The same with the Enhanced Mode
(EMODE) bit. TLSZ = 01 (binary), LRAM = 1 (binary), LDEV = 1 (binary) for a single-device configuration. HLAT = 000 (binary)
for this example. The following is the sequence of operation for a single Search command (also refer to Subsection 6.2,
“Command Bus Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10”. The CMD[2] and
CMD[9] signals must be driven to logic 0 for the 72-bit search, but for 144-bit search, CMD[9] = 1 and CMD [2] = 0. For
288-bit search, CMD[9] is don’t care, whereas CMD[2] = 1 for the first “A” cycle and 0 for the last “A” cycle.
{CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this Search operation. CMD[7:6]
signals must be driven with the same bits that will be driven on SADR[24:23] for CYNSE10512, SADR[23:22] for
CYNSE10256, SADR[22:21] for CYNSE10128 by this device if it has a hit. CMD[8] must be driven high for MultiSearch
operation.
Document #: 38-02069 Rev. *F
Page 59 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
— DQ Bus: At the same time in cycle A, DQ[71:0] must be driven with the 72-bit data to be compared.
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and to apply Search command CMD[1:0] = “10”. CMD[5:2]
must now be driven by the index of the comparand register pair for storing the search key presented on the DQ bus during
cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address of the
matching entry and hit flag (see page 27 for a description of SSR[0:7]). CMD[10:9] are don’t cares for this cycle.
— DQ Bus: The DQ[71:0] continues to carry the search key to be compared.
Note. For 72-bit searches, the host ASIC can supply different 72-bit data on DQ[71:0] during both cycles A and B to be compared
with the tables in array 0 and 1 of the data array. The even and odd pairs of GMRs selected for the comparison need not be
programmed with the same value. For 144-bit, 288-bit or 576-bit searches, each 72-bit presented on each cycle A and B will
together form the 144-bit or 288-bit or 576-bit search key respectively. These search keys are compared to both array 0 and 1
during cycles A and B.
When an N-bit search key, K, is presented on the DQ bus, both arrays of N-bit entries are compared to the search key using the
GMR and local mask bits. The GMR is selected by the GMR Index in the command’s cycle A. K is also stored in both even and
odd comparand register pairs (selected by the comparand register index in command cycle B). K is compared with each entry in
the table, starting at location 0. A matching entry from each array that satisfies the Soft Priority and Mini-Key scheme will be the
winning entries, and their location addresses La and Lb will be driven as part of the SRAM address on the SADR[N:0] lines (see
Section 6.7, “SRAM PIO Access,” on page 121), N = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128.
The latency of the Search from command to SRAM access cycle is 5 for a single device (or up to eight devices) configuration in
the table (TLSZ[1:0] = 01). SSV and SSF also shift further to the right for different values of HLAT, as specified in Table 6-5.
Figure 6-8 shows a multiwidth configuration when multisearch is enabled using CYNSE10512 as an example.
64K
16K
8K
72
64K
144
16K
288
72
144
288
8K
Upper half
(Array 0)
Lower half
(Array 1)
Figure 6-8. Multiwidth Configurations Using CYNSE10512 as an Example
The NES field in the Block Mini-Key Register (BMR) should be configured as follows:
• For the first 32 blocks in the data array, NES = 00 (binary) for 72-bit table width. For the next 16 blocks, NES = 01 (binary) for
144-bit table width. For the following 16 blocks, NES = 10 (binary) for 288-bit table width. These will configure the tables in array 0.
• Setting NES = 00 (binary) for the next 32 blocks will configure those blocks to be 72-bit table in array 1. Setting NES = 01
(binary) for the next 16 blocks will configure those blocks to be 144-bit table. Setting the final 16 blocks’ NES field will configure
those blocks to be 288-bit table.
6.5.3
72-bit Single Search for 1 device or cascade up to eight devices
The hardware diagram of the Search subsystem of up to eight devices is shown in Figure 6-9. The MultiSearch Mode (MSE) bit
in the Command Register must be set LOW to perform single-search. The following are the rest of the parameters programmed
into the eight devices.
• In Non-Enhanced Mode, first seven devices (devices 0–6) must reset all bits of the CFG field in Configuration register to zeroes.
In Enhanced Mode, these devices should have the NES field of each block within a device configured to 00 for 72-bit table
width. TLSZ = 01 (binary), HLAT = 010 (binary), LRAM = 0 (binary), and LDEV = 0 (binary) for both modes.
• In Non-Enhanced Mode, the eighth device (device 7) should still reset all bits of the CFG field in Configuration register to
zeroes. In Enhanced Mode, NES should still be 00 (binary). But TLSZ = 01 (binary), HLAT = 010 (binary), LRAM = 1 (binary),
and LDEV = 1 (binary) for the last device
Note: The device receiving all the LHO signals from the other devices is the last device.
For a single-device configuration, the parameters are the same as device 7. BHI[2:0] and LHI[6:0] should be tied to ground.
Document #: 38-02069 Rev. *F
Page 60 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
SRAM
BHI[2:0]
6
3
LHI
Ayama 10000 #0
2
6 5 4 3
Ayama 10000 #1 LHI
2
6 5 4 3
LHI
Ayama 10000 #2
2
LHO[1]
SSF, SSV
BHI[2:0]
LHO[1]
DQ[71:0]
CMDV
CMD[10:0]
BHI[2:0]
LHO[1]
5
4
LHO[1]
BHI[2:0]
1
0
LHO[0]
0
6 5 4 3
2
LHI
Ayama 10000 #3
LHO[0]
1
0
6 5
Ayama 10000 #4
1
0
4
3
LHI
LHO[0]
2 1
LHI
0
6 5
4
Ayama 10000 LHI
#5
LHO[0]
BHI[2:0] 3
2
1
LHI
0
6
5
4
LHI
Ayama 10000 #6
LHO[0]
1
LHI
LHO[0]
1
BHI[2:0] 3
2
0
LHO[0]
BHI[2:0]
BHI[2:0]3
1
0
5 4
LHI
Ayama 10000 #7
2
6
BHO[0]
BHO[1]
BHO[2]
BHO[0]
BHO[1]
BHO[2]
LHO[1] LHO[0]
Figure 6-9. Hardware Diagram for a Table with Eight Devices
The following three figures show the response of three of the eight devices having a hit at different time according to a Hit/Miss
assumption shown below in Table 6-6. For these timing diagrams, four 72-bit searches are performed sequentially. Figure 6-10
shows the timing diagram for a Search command in the 72-bit-configured table of eight devices for device number 0. Figure 611 and Figure 6-12 shows the same for device number 1 and number 7 (the last device in this specific table) respectively.
Note: All the shared signals showing tri-stated condition (“z”) indicate that, that particular device is not driving the shared signals.
The shared signals are not three-stated in a real life because other devices will be driving them.
Table 6-6. Hit/Miss Assumptions
Search Number
Device 0
Device 1
Devices 2–6
Device 7
Document #: 38-02069 Rev. *F
1
Hit
Miss
Miss
Miss
2
Miss
Hit
Miss
Miss
3
Hit
Hit
Miss
Hit
4
Miss
Miss
Miss
Hit
Page 61 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
CMD[1:0]
Search3
10
10
10
Search2
Search4
A B A B A B A B
CMD[10:2]
W
DQ
X
Y
Z
0
|(LHI[6:0])
LHO[1:0]
z
SADR[M:0]
z
CE_L
z
ALE_L
z
WE_L
Addr
W
0
0
1
z
z
z
z
Addr
Y
0
0
1
z
z
z
z
OE_L
z
SSV
z
1
z
1
z
SSF
z
1
z
1
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
CFG[N:0] are all zeroes for Non-Enhanced Mode, N = 63 for CYNSE10512,
31 for CYNSE10256, 15 for CYNSE10128
NES = 00 (binary) in each block for Enhanced Mode.
HLAT = 010 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI[6:0]) stands for the boolean ‘OR’ of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.
Search1
(This
device is
the global
winner.)
Search3
(This
device is
the global
winner.)
Search2
Search4
(Miss on
(Miss on
this device.) this device.)
Figure 6-10. Timing Diagram for 72-bit Search Device Number 0
Document #: 38-02069 Rev. *F
Page 62 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
CMD[1:0]
CMD[10:2]
Search3
10
10
10
Search2
Search4
A B A B A B A B
DQ
W
X
Y
Z
|(LHI[6:0])
0
LHO[1:0]
0
1
0
SADR[M:0]
z
Addr
X
0
CE_L
z
ALE_L
z
WE_L
z
OE_L
z
SSV
z
1
z
SSF
z
1
z
1
0
1
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
CFG[N:0] are all zeroes for Non-Enhanced Mode, N = 63 for CYNSE10512,
31 for CYNSE10256, 15 for CYNSE10128.
NES = 00 (binary) in each block for Enhanced Mode.
HLAT = 010 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI[6:0]) stands for the boolean ‘OR’ of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.
z
0
z
0
z
1
Search1
(Miss
on this
device)
Search3
(Local
winner
but not
global
winner)
Search4
Search2
(Miss
(This device
on this
is global
device)
winner)
Figure 6-11. Timing Diagram for 72-bit Search Device Number 1
Document #: 38-02069 Rev. *F
Page 63 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search3
Search1
10
CMD[1:0]
CMD[10:2]
10
10
10
Search2
Search4
A B A B A B A B
W
DQ
|(LHI[6:0])
0
LHO[1:0]
0
X
Y
Z
0
1
1
z
SADR[M:0]
0
Addr
Z
z
0
CE_L
0
ALE_L
0
z
0
WE_L
1
0
z
1
OE_L
SSV
SSF
0
0
z
1
0
z
1
0
Search3
Search1
(Local
(Miss on
this device) winner but
CFG are all zeroes for Non-Enhanced Mode,
not global
NES = 00 (binary) in each block for Enhanced Mode.
winner)
HLAT = 010 (binary), TLSZ = 01 (binary), LRAM = 1 (binary), LDEV = 1 (binary).
Search2 Search4
Note: |(LHI[6:0]) stands for the boolean ‘OR’ of the entire bus LHI[6:0].
(Miss on (Global
this device) winner)
Note: Each bit in LHO[1:0] is the same logical signal.
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-12. Timing Diagram for 72-bit Search Device Number 7 (Last Device)
The following is the sequence of operation for a single 72-bit Search command (also refer to Subsection 6.2, “Command Bus
Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10”. The CMD[2] and
CMD[9] signals must be driven to logic 0 for this 72-bit search. {CMD[10],CMD[5:3]} signals must be driven with the index
to the GMR pair for use in this Search operation. CMD[8:6] signals must be driven with the same bits that will be driven on
SADR[25:23] for CYNSE10512, SADR[24:22] for CYNSE10256, SADR[23:21] for CYNSE10128 by this device if it has a hit.
— DQ Bus: At the same time in cycle A, DQ[71:0] must be driven with the 72-bit data to be compared.
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and to apply Search command CMD[1:0] = “10”. CMD[5:2]
must now be driven by the index of the comparand register pair for storing the two 72-bit word presented on the DQ bus
during cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address
of the matching entry and hit flag (see page 27 for a description of SSR[0:7]). CMD[10:9] are don’t cares for this cycle.
— DQ Bus: The DQ[71:0] continues to carry the 72-bit data to be compared.
Note. For 72-bit searches, the host ASIC must supply the same 72-bit data on DQ[71:0] during both cycles A and B. Also, the
even and odd pairs of GMRs selected for the comparison must be programmed with the same value.
Document #: 38-02069 Rev. *F
Page 64 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
The logical 72-bit Search operation is shown in Figure 6-13. The entire table of 72-bit entries (eight devices) is compared to a
72-bit word K (presented on the DQ bus in both cycles A and B of the command) using the GMR and local mask bits. The effective
GMR is the 72-bit word specified by the identical value in both even and odd GMR pairs, in each of the eight devices, and selected
by the GMR Index in the command’s cycle A. The 72-bit word K (presented on the DQ bus in both cycles A and B of the command)
is also stored in both even and odd comparand register pairs (selected by the comparand register index in command cycle B) in
each of the eight devices. In the ×72 configuration, only the even comparand register can subsequently be used by the Learn
command in one of the devices (the first non-full device only). The word K (presented on the DQ bus in both cycles A and B of
the command) is compared with each entry in the table, starting at location 0. A matching entry that satisfies the Soft Priority and
Mini-Key scheme (for Enhanced Mode) will be the winning entry, and its location address L will be driven as part of the SRAM
address on the SADR[N:0] lines (see Section 6.7, “SRAM PIO Access,” on page 121), N = 25 for CYNSE10512, 24 for
CYNSE10256, 23 for CYNSE10128. The global winning device will drive the bus in a specific cycle. On a global miss cycle, the
device with LRAM = 1 (default driving device for the SRAM bus) and LDEV = 1 (default driving device for SSF and SSV signals)
will be the default driver for such missed cycles.
The Search command is a pipelined operation and executes a Search at half the rate of the frequency of CLK2X for 72-bit
searches in ×72-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 72-bit Search command
cycle (two CLK2X cycles) is shown in Table 6-4.
The latency of the Search from command to SRAM access cycle is 5 for up to eight devices in the table (TLSZ = 01). SSV and
SSF also shift further to the right for different values of HLAT, as specified in Table 6-5.
0
71
Must be same in each of the eight
devices
GMR
K
Location 71
address
0
71
0
1
Comparand Register (Even)
2
K
3
Comparand Register (Odd)
K
L
0
(First matching entry)
N
Will be same in each of the eight
devices
(72-bit configuration)
Figure 6-13. ×72 Table with Eight Devices
6.5.4
N = 2097151 for CYNSE10512
1048575 for CYNSE10256
524287 for CYNSE10128
72-bit MultiSearch for One Device or Cascade Up to Eight Devices
The multiple search operates the search commands in parallel on the upper half (array 0) and lower half (array 1) of the data
array in the device. The results from the two parallel searches are then driven on the SRAM bus at twice that rate relative to
single-search. The hardware diagram of the Search subsystem of up to eight devices is shown in Figure 6-14 below.
Note:
• MultiSearch feature is only available in the Enhanced Mode, not in the Non-Enhanced Mode.
• Comparing the hardware diagrams shown in Figure 6-9 and Figure 6-14, enabling MultiSearch does not mean that a board
layout change is required. The LHO_1_L and LHI_1_L share the same pin with the Full In and Full Out signals, which are not
shown in Figure 6-9. Cascading multiple devices together still allow the user to configure the devices through software to
perform single-search or MultiSearch operations without any board change.
• The device receiving all the LHO signals from the other devices is the last device.
• All the shared signals showing three-stated condition (“z”) indicate that, that particular device is not driving the shared signals.
The shared signals are not three-stated in a real life because other devices will be driving them.
Document #: 38-02069 Rev. *F
Page 65 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
VDDQ_ASIC
SRAM
BHI[2:0]
6 5 43 21 0
LHI_0
6 5 43 21 0
LHI_1_L
LHO_0[1]
LHO_1_L[1] LHO_1_L[0]
Ayama 10000 #0
LHO_0[0]
VDDQ_ASIC
SSF, SSV
Ayama 10000 #1
DQ[71:0]
CMDV
CMD[10:0]
6 5 43 21 0
LHI_0
6 5 43 21 0
LHI_1_L
BHI[2:0]
LHO_1_L[1] LHO_1_L[0]
LHO_0[1]
VDDQ_ASIC
6 5 43 21 0
LHI_0
6 5 43 21 0
LHI_1_L
BHI[2:0]
Ayama 10000 #2
LHO_0[0]
LHO_0[1]
LHO_1_L[1] LHO_1_L[0]
LHO_0[0]
VDDQ_ASIC
BHI[2:0]
6 5 43 21 0
LHI_0
6 5 43 21 0
LHI_1_L
Ayama 10000 #3
LHO_1_L[1] LHO_1_L[0]
LHO_0[1]
LHO[0]
VDDQ_ASIC
6 5 43 21 0
LHI_0
6 5 43 21 0
LHI_1_L
BHI[2:0]
Ayama 10000 #4
LHO_0[0]
LHO_1_L[0]
VDDQ_ASIC
6 5 43 21 0
LHI_0
6 5 43 21 0
LHI_1_L
BHI[2:0]
Ayama 10000 #5 LHO_1_L[0]
LHO_0[0]
VDDQ_ASIC
BHI[2:0]
6 5 43 21 0
LHI_1_L
LHO_1_L[0]
Ayama 10000 #6
BHI[2:0]
6 5 43 21 0
LHI_1_L
6 5 43 21 0
LHI_0
LHO_0[0]
6 5 43 21 0
LHI_0
BHO[0]
BHO[0]
BHO[1] BHO[1]
BHO[2] BHO[2]
Ayama 10000 #7
LHO_1_L[1] LHO_1_L[0]
LHO_0[1] LHO_0[0]
Figure 6-14. Hardware Diagram for a Table with Eight Devices for MultiSearch
Notes:
• In MultiSearchMode, there is a separate set of the LHO and LHI signals corresponding to memory array 0 and array 1.
LHO_0[1:0] and LHI_0[6:0] corresponds to array 0 whereas LHO_1_L[1:0] and LHI_1_L[6:0] corresponds to array 1. The latter
share the same pins as FULO[1:0] and FULI[6:0] respectively.
• Both LHO_0[1] and LHO_0[0] are exact same signals so that the loads can be shared by two outputs. The same is true for
LHO_1_L[1] and LHO_1_L[0].
• Unused LHI_0 signals should be tied to ground whereas unused LHI_1_L signals should be tied to VDDQ_ASIC, which is either
1.8V or 2.5V only.
Document #: 38-02069 Rev. *F
Page 66 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
• LHI_1_L signals are active LOW while LHI_0 are active HIGH.
The MultiSearch Enable (MSE) bit in the Command Register must be set HIGH when the Command Register is programmed.
The same with the Enhanced Mode (EMODE) bit. The following are the rest of the parameters programmed into the eight devices.
• First seven devices (devices 0–6): NES = 00 (binary) for each block in each device, TLSZ = 01 (binary), HLAT = 001 (binary),
LRAM = 0 (binary), and LDEV = 0 (binary).
• Eighth device (device 7): NES = 00 (binary) for each block in each device, TLSZ = 01 (binary), HLAT = 001 (binary), LRAM =
1 (binary), and LDEV = 1 (binary).
For a single-device configuration, the parameters are the same as device 7. BHI[2:0] and LHI[6:0] should be tied to ground.
The following three figures show the response of 3 of the 8 devices having a hit at different time according to a Hit/Miss assumption
shown below in Table 6-7. For these timing diagrams, five 72-bit searches are performed sequentially. Figure 6-15 shows the
timing diagram for a Search command in the 72-bit-configured table of eight devices for device number 0. Figure 6-16 and
Figure 6-17 shows the same for device number 1 and number 7 (the last device in this specific table) respectively.
Table 6-7. Hit/Miss Assumption for MultiSearch Mode
Search #
1
2
3
4
5
Device 0
Hit
Miss
Hit
Miss
Hit
Miss
Miss
Hit
Hit
Hit
Device 1
Miss
Hit
Hit
Miss
Hit
Hit
Miss
Miss
Miss
Miss
Devices
2–6
Miss
Miss
Miss
Miss
Miss
Miss
Miss
Miss
Miss
Miss
Device 7
Miss
Miss
Hit
Hit
Miss
Hit
Hit
Miss
Miss
Miss
Document #: 38-02069 Rev. *F
Page 67 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
11
1
2
3
4
5
6
7
8
9
10
12
CLK2X
PHS_L
CMDV
0
0
1
M-Search1 M-Search3 M-Search5
CMD[10:2]
A B A B A B A B A B
DQ
A B C D E F G H I J
|(LHI_0[6:0])
0
LHO_0[1:0]
0
&(LHI_1_L[6:0])
1
LHO_1_L[1:0]
1
1
z
ALE_L
1
Addr zAddr zAddr z Addr Addr
J
H
C
A
E
Addr
I
z
z
z
0
0
0
0
z
CE_L
0
1
0
z
SADR[M:0]
0
0
z
0
z
0
1 z 1 z 1
z
z
z
z
0
z
WE_L
z
OE_L
z
SSV
z
1 z 1 z 1
z
1
z
SSF
z
1 z 1 z 1
z
1
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Hit
Miss
Hit
z
1
Miss Hit
Miss
Cascade signals in
MultiSearch Mode
10
10
10 10
M-Search2 M-Search4
SRAM interface signals
10
CMD[1:0]
Hit
HLAT = 001 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI_0[6:0]) and &(LHI_1_L[6:0]) stands for the boolean ‘OR’ and ‘AND’ respectively of the entire LHI bus.
Note: Each bit in LHO_0[1:0] and LHO_1_L[1:0] is the same logical signal.
This timing diagram is for device #0 only, High-Z means this device is not driving, but other device in the cascade may be
driving the bus.
Figure 6-15. Timing Diagram for 72-bit MultiSearch Device Number 0
Notes:
• Each “cycle” consists of 2 CLK2x cycles, which is effectively one CLK1x cycle.
• The latency of SSV and SSF specified by HLAT refers to CLK1x cycles.
• LHO_0[1:0] will be valid 4 (CLK1x) cycles after the search parameter is sampled, regardless of the number of searches entered;
e.g., the search parameter A entered on DQ bus is sampled at cycle 1, LHO_0[1:0] will be available at cycle 5.
• For TLSZ[1:0] = 01, all signals on SRAM interface will be driven 5 (CLK1x) cycles after the search parameter is sampled,
regardless of the number of searches; e.g., the search parameter A sampled on cycle 1 is a hit, thus the address value sent
to SADR bus and the rest of the SRAM control signals will be driven at cycle 6.
Document #: 38-02069 Rev. *F
Page 68 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
1
0
0
M-Search1 M-Search3 M-Search5
10
CMD[1:0]
CMD[10:2]
10
10
10 10
M-Search2 M-Search4
A B A B A B A B A B
0
LHO_0[1:0]
0
&(LHI_1_L[6:0])
1
LHO_1_L[1:0]
1
SADR[M:0]
z
0
1
OE_L
z
SSV
z
1
Addr
B
0
0
1
z
SSF
1
0
z
WE_L
0
0
z
ALE_L
0
1
1
z
CE_L
0
1
Cascade signals in
MultiSearch Mode
|(LHI_0[6:0])
J
z
z
z
z
Addr
F
z
SRAM interface signals
A B C D E F G H I
DQ
z
0
z
0
z
1
1
z
1
z
1
z
1
z
Miss
Miss Hit
Hit - this
Local hit
device is
Miss Miss Miss
but not
global
global
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
winner
winner
HLAT = 001 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI_0[6:0]) and &(LHI_1_L[6:0]) stands for the boolean ‘OR’ and ‘AND’ respectively of the entire LHI bus.
Note: Each bit in LHO_0[1:0] and LHO_1_L[1:0] is the same logical signal.
Figure 6-16. Timing Diagram for 72-bit MultiSearch Device Number 1
Document #: 38-02069 Rev. *F
Page 69 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
0
1
M-Search1 M-Search3M-Search5
0
10
10
10 10
M-Search2 M-Search4
A B A B A B A B A B
10
CMD[10:2]
DQ
A B C D E F G H I
J
|(LHI_0[6:0])
0
1
LHO_0[1:0]
0
1
&(LHI_1_L[6:0])
1
LHO_1_L[1:0]
0
0
0
1
0
1
1
0
z
z
CE_L
0
ALE_L
0
WE_L
1
OE_L
0
SSV
0
z
0
z
SSF
0
1
0
1
SADR[M:0]
“Gray Area”
= the last device
is driving the bus
to a known state.
0
z
z
Addr
z z Addr
D
G
z
0
0
z
z
z
0
1
0
z
z
0
0
z
1
1
z
1
z
1
1
z
0
1
z
0
Cascade signals in
MultiSearch Mode
CMD[1:0]
SRAM interface signals
CMDV
Miss on
this device
Local
Global
winner but Global
winner
winner
not global
Miss on
winner
this device
Local but not
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
global winner
HLAT = 001 (binary), TLSZ = 01 (binary), LRAM = 1 (binary), LDEV = 1 (binary).
Note: |(LHI_0[6:0]) and &(LHI_1_L[6:0]) stands for the boolean ‘OR’ and ‘AND’ respectively of the entire LHI bus.
Note: Each bit in LHO_0[1:0] and LHO_1_L[1:0] is the same logical signal.
Figure 6-17. Timing Diagram for 72-bit MultiSearch Device Number 7 (Last Device)
• When more than one device is cascaded, the last device is always the default driver of the SRAM interface signals, i.e., when
none of the devices is driving, the last device will set the SRAM interface signals to a known default state. When other devices
are driving, the last device will set its I/Os on the SRAM interface to High-Z.
• Referring to Figure 6-17, the last device drives the SRAM interface signals until the end of cycle #5. From cycle #6 onwards,
its I/Os are three-stated to allow other devices to drive the SRAM interface signals, except when it’s its turn to drive. This goes
on until the end of cycle #10, and at the beginning of cycle #11, it drives the SRAM interface to a known default state again
when no other devices are driving.
Document #: 38-02069 Rev. *F
Page 70 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
The following is the sequence of operation for a single 72-bit MultiSearch command (also refer to Subsection 6.2, “Command
Bus Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10”. The CMD[2] signal
must be driven to logic 0. {CMD[10], CMD[5:3]} signals must be driven with the index to the GMR pair for use in this Search
operation. CMD[7:6] signals must be driven with the same bits that will be driven on SADR[24:23] for CYNSE10512,
SADR[23:22] for CYNSE10256, SADR[22:21] for CYNSE10128 by this device if it has a hit. CMD[8] must be set to logic
1, and CMD[9] must be set to logic 0.
— DQ Bus: DQ[71:0] must be driven with the 72-bit data to be compared against the upper half (array 0) of the device entries.
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and to apply Search command CMD[1:0] = “10”. CMD[5:2]
must be driven with the index of the Comparand Register. CMD[8:6] signals must be driven with the index of the SSR that
will be used for storing the address of the matching entry and the hit flag (see page 27 for information on SSR[0:7]).
CMD[10:9] are don’t cares during this cycle.
— DQ Bus: The DQ[71:0] is driven with the data that needs to compared with lower half (array 1) of the device entries.
The logical 72-bit Search operation is shown in Figure 6-18. The upper half of the device consisting of 72-bit entries is compared
to a 72-bit word that is presented on the DQ bus in cycles A using the GMR and local mask bits. The GMR used is the 72-bit word
specified in the even GMR selected by the GMR Index in the command’s cycle A. The lower half of the device consisting of 72bit entries is compared to a 72-bit word that is presented on the DQ bus in cycles B using the GMR and local mask bits. The GMR
used is the 72-bit word specified in the odd GMR selected by the GMR Index in the command’s cycle A. The result of the two
searches from the two halves are driven as two SRAM cycles as shown in the timing diagram. A matching entry from each array
that satisfies the Soft Priority and Mini-Key scheme will be the winning entries, and their location addresses La and Lb will be
driven as part of the SRAM address on the SADR[N:0] lines (see Section 6.7, “SRAM PIO Access,” on page 121), N = 25 for
CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128.
The Search command is a pipelined operation and executes a Search at the frequency of CLK2X for 72-bit searches in ×72configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 72-bit Search command cycle (two CLK2X
cycles) is shown in Table 6-4. Search latency from command to SRAM access cycle is 5 from a single device upto eight devices
in the table with TLSZ = 01. In addition, SSV and SSF shift further to the right for different values of HLAT, as specified in Table 6-5.
0
71
GMR(even)
Data from Cycle A
0
Location 71
address
0
1
2
3
GMR
Data from Cycle B
(First matching entry in
the upper half)
Upper half (array 0)
0
Location 71
address
N/2
N/2 + 1
N/2 + 2
N/2 + 3
La
N/2 - 1
0
71
Lb
(First matching entry in
the lower half)
N-1
(72-bit configuration)
Lower half (array 1)
Figure 6-18. ×72 Table with in MultiSearchMode
Document #: 38-02069 Rev. *F
N = 262144 for CYNSE10512
131072 for CYNSE10256
65536 for CYNSE10128
Page 71 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.5.5
144-bit Single Search for Cascade Up to 31 Devices
The hardware diagram of the Search subsystem of 31 devices is shown in Figure 6-19. Each of the four blocks in the diagram
represents eight Ayama 10000 devices (except the last, which has seven devices). The diagram for a block of eight devices is
very similar to the hardware diagram in Figure 6-9, except that the BHI[2:0] signals are connected to BHO of the previous block
(rather than being grounded) as shown in Figure 6-9. The following are the parameters programmed into the 31 devices:
• First thirty devices (devices 0–29): TLSZ = 10 (binary), HLAT = 001 (binary), LRAM = 0 (binary), and LDEV = 0 (binary).
• Thirty-first device (device 30): TLSZ = 10 (binary), HLAT = 001 (binary), LRAM = 1 (binary), and LDEV = 1 (binary).
• For Non-Enhanced Mode, CFG[63:0] = 5555555555555555 (hex) for all devices for CYNSE10512. CFG[31:0] = 55555555
(hex) for all devices for CYNSE10256, and CFG[15:0] = 5555 (hex) for all devices for CYNSE10128. For Enhanced Mode,
NES in each block for all devices should be set to “01” to create 144-bit table.
• The device receiving all the LHO signals from the other devices is considered the last device.
• All the shared signals showing tri-stated condition (“z”) indicate that, that particular device is not driving the shared signals.
The shared signals are not three-stated in a real life because other devices will be driving them.
• Comparing the hardware diagrams shown in Figure 6-9 and Figure 6-14, enabling MultiSearch does not mean that a board
layout change is required. The LHO_1_L and LHI_1_L share the same pin with the Full In and Full Out signals, which are not
shown in Figure 6-9. Cascading multiple devices together still allow the user to configure the devices through software to
perform single-search or MultiSearch operations without any board change.
The timing diagrams referred to in this paragraph reference the Hit/Miss assumptions defined in Table 6-8. For the purpose of
illustrating the timings, it is further assumed that there is only one device with a matching entry in each of the blocks. Figure 620 shows the timing diagram for a Search command in the 144-bit-configured table of 31 devices for each of the eight devices
in block number 0. Figure 6-21 shows the same for the all the devices in block number 1 (above the winning device in that block).
Figure 6-22 shows the timing diagram for the globally winning device (defined as the final winner within its own and all blocks) in
block number 1. Figure 6-23 shows the timing diagram for all the devices below the globally winning device in block number 1.
Figure 6-24, Figure 6-25, and Figure 6-26 show the timing diagrams of the devices above the globally winning device, the globally
winning device, and the devices below the globally winning device, respectively, for block number 2. Figure 6-27, Figure 6-28,
Figure 6-29, and Figure 6-30 show the timing diagrams of the devices above globally winning device, the globally winning device,
and the devices below the globally winning device except the last device (device 30), respectively, for block number 3.
The 144-bit Search operation is pipelined and executes as follows:
• Four cycles from the Search command, each of the devices knows the outcome internal to it for that operation.
• On the fifth cycle, the devices arbitrate for a winner within a block (a “block” is defined as less than or equal to eight devices
resolving the winner within them using the LHI[6:0] and LHO[1:0] signalling mechanism).
• On the sixth cycle after the Search command, the blocks (of devices) resolve the winning block through the BHI[2:0] and
BHO[2:0] signalling mechanism. The winning device within the winning block is the global winning device for a Search operation.
Table 6-8. Hit/Miss Assumptions
Search Number
1
2
3
4
Block 0
Miss
Miss
Miss
Miss
Block 1
Miss
Miss
Hit
Miss
Block 2
Miss
Hit
Hit
Miss
Block 3
Hit
Hit
Miss
Miss
Document #: 38-02069 Rev. *F
Page 72 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
BHI[2]
BHI[1]
BHI[0]
GND
Block of 8 Ayama 10000s Block 0
(Devices0–7)
BHO[2]
BHO[1]
BHO[0]
SSF, SSV
CYNSE10512
CYNSE10256
CYNSE10128
SRAM
BHI[2]
BHI[1]
BHI[0]
Block of 8 Ayama 10000s Block 1
GND
(Devices 8–15)
BHO[2]
BHO[1]
BHO[0]
BHI[2]
BHI[1]
BHI[0] GND
Block of 8 Ayama 10000s Block 2
(Devices 16–23)
BHO[2]
BHO[1]
BHO[0]
DQ[71:0]
CMD[10:0], CMDV
BHI[2]
BHI[1]
BHI[0]
Block of 7 Ayama 10000s Block 3
(Devices 24–30)
BHO[2]
BHO[1]
BHO[0]
Figure 6-19. Hardware Diagram for a Table with 31 Devices
Document #: 38-02069 Rev. *F
Page 73 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
z
SADR[M:0]
CE_L
ALE_L
Search3
10
z
z
WE_L
z
OE_L
z
SSV
z
SSF
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 001 (binary), TLSZ = 10 (binary),
LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0]) stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.
Search3
Search1
(Miss on
(Miss on
this device) this device)
Search2
Search4
(Miss on
(Miss on
this device) this device)
Figure 6-20. 144-bit Search for Devices in Block #0 and Above Block #1 Winning Device
Document #: 38-02069 Rev. *F
Page 74 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
ALE_L
Search3
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
z
z
z
Addr z
Y
0
0
z
z
WE_L
z
OE_L
z
SSV
z
1
z
SSF
z
1
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
1
z
Search3
Search1
(Miss on (This device
this device) global winner)
HLAT = 001 (binary), TLSZ = 10 (binary),
LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0]) stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Search2
Search4
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
(Miss on
(Miss on
Note: Each bit in BHO[2:0] is the same logical signal.
this device) this device)
Note: Each bit in LHO[1:0] is the same logical signal.
Figure 6-21. 144-bit Search Timing Diagram for Block #1 Global Winning Device
Document #: 38-02069 Rev. *F
Page 75 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
ALE_L
Search3
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
z
z
z
WE_L
z
OE_L
z
SSV
z
SSF
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 001 (binary), TLSZ = 10 (binary),
LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0] stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Note: |(LHI(6:0) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.
Search1 Search3
(Miss on (Miss on
this device) this device)
Search2
Search4
(Miss on
(Miss on
this device) this device)
Figure 6-22. 144-bit Search Timing Diagram for Devices Below Block #1 Winning Device
Document #: 38-02069 Rev. *F
Page 76 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
ALE_L
Search3
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
z
z
z
WE_L
z
OE_L
z
SSV
z
SSF
z
Search1
Search3
(Miss on (Miss on
this device) this device)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 001 (binary),
TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0]) stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.
Search4
Search2
(Miss on
(Miss on
this device) this device)
Figure 6-23. 144-bit Search Timing Diagram for Devices Above Block #2 Winning Device
Document #: 38-02069 Rev. *F
Page 77 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
ALE_L
Search3
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
z
Addr z
X
z
0
z
0
1
z
z
z
WE_L
z
OE_L
z
SSV
z
1
z
SSF
z
1
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 001 (binary), TLSZ = 10 (binary),
LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0]) stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.
Search1
Search3
(Miss on
(Hit but not
this device) winner)
Search2
(Global
winner)
Search4
(Miss on
this device)
Figure 6-24. 144-bit Search Timing Diagram for Block #2 Global Winning Device
Document #: 38-02069 Rev. *F
Page 78 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
ALE_L
Search3
W1W2X1X2 Y1‘Y2Z1 Z2
D1 D2 D3 D4
z
z
z
WE_L
z
OE_L
z
SSV
z
SSF
z
Search1
Search3
(Miss on
(Miss on
this device) this device)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 001 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0]) stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Search2
Search4
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
(Miss on
(Miss on
Note: Each bit in BHO[2:0] is the same logical signal.
this device) this device)
Note: Each bit in LHO[1:0] is the same logical signal.
Figure 6-25. 144-bit Search Timing Diagram for Devices Below Block #2 Winning Device
Document #: 38-02069 Rev. *F
Page 79 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
ALE_L
Search3
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
z
z
z
WE_L
z
OE_L
z
SSV
z
SSF
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 001 (binary), TLSZ = 10 (binary),
LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0]) stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.
Search1
Search3
(Miss on
(Miss on
this device) this device)
Search2
Search4
(Miss on
(Miss on
this device) this device)
Figure 6-26. 144-bit Search Timing Diagram for Devices Above Block #3 Winning Device
Document #: 38-02069 Rev. *F
Page 80 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
ALE_L
Search3
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
z
Addr
W
z
z
z
0
z
0
z
WE_L
z
OE_L
z
SSV
z
1
z
z
1
z
SSF
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 001 (binary), TLSZ = 10 (binary),
LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0]) stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.
1
z
Search1
(Global
winner)
Search3
(Miss on
this device)
Search2
Search4
(Hit but not (Miss on
global winner)this device)
Figure 6-27. 144-bit Search Timing Diagram for Block #3 Global Winning Device
Document #: 38-02069 Rev. *F
Page 81 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
10
10
10
Search2
Search4
A B A B A B A B
CMD[1:0]
CMD[10:2]
DQ
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
ALE_L
Search3
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
z
z
z
WE_L
z
OE_L
z
SSV
z
SSF
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 001 (binary), TLSZ = 10 (binary),
LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(BHI[2:0]) stands for the boolean ‘OR’ of the entire bus BHI[2:0].
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.
Search1
Search3
(Miss on
(Miss on
this device) this device)
Search2
Search4
(Miss on
(Miss on
this device) this device)
Figure 6-28. 144-bit Search Diagram Below Block #3 Winning Device Except the Last Device
Document #: 38-02069 Rev. *F
Page 82 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
10
CMD[1:0]
Search3
10
10
10
Search2
Search4
CMD[10:2]
A B A B A B A B
DQ
W1W2X1X2 Y1 Y2Z1 Z2
D1 D2 D3 D4
|(LHI[6:0])
0
LHO[1:0]
0
I(BHI[2:0])
0
BHO[2:0]
0
z
SADR[M:0]
CE_L
ALE_L
WE_L
OE_L
0
0
1
0
SSV
0
SSF
0
z
0
z
0
z
1
z
z
1
0
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search3
Search1
(Hit on some
(Hit on some
HLAT = 001 (binary), TLSZ = 10 (binary),
device above) device above)
LRAM = 1 (binary), LDEV = 1 (binary).
Search2
Search4
Note: |(BHI[2:0)] stands for the boolean ‘OR’ of the entire bus BHI[2:0].
(Hit on some
(Global miss; this
Note: |(LHI[6:0]) stands for the boolean ‘OR’ for the entire bus LHI[6:0].
device above) device is default driver)
Note: Each bit in BHO[2:0] is the same logical signal.
Note: Each bit in LHO[1:0] is the same logical signal.
Figure 6-29. 144-bit Search Timing Diagram for Device Number 6 in Block #3
The following is the sequence of operation for a single 144-bit Search command (also refer to Subsection 6.2, “Command Bus
Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10” (binary). CMD[2] must
be driven to logic low. {CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this Search
operation. CMD[8:6] signals must be driven with the same bits that will be driven on SADR[25:23] for CYNSE10512,
SADR[24:22] for CYNSE10256, SADR[23:21] for CYNSE10128 by this device if it has a hit. CMD[9] must be driven to logic
high to indicate a 144-bit search.
— DQ Bus: DQ[71:0] must be driven with the 72-bit data to be compared.
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and applies Search command CMD[1:0] = “10” (binary).
CMD[5:2] must be driven by the index of the comparand register pair for storing the 144-bit word presented on the DQ bus
Document #: 38-02069 Rev. *F
Page 83 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
during cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the address
of the matching entry and the hit flag (see page 27 for the description of SSR[0:7]). CMD[10:9] are don’t cares in this cycle.
— DQ Bus: The DQ[71:0] continues to carry the 72-bit data to be compared.
The logical 144-bit Search operation is shown in Figure 6-30. The entire table of 31 devices (consisting of 72-bit entries) is
compared to a 144-bit word K presented on the DQ bus in both cycles A and B of the command using the GMR and local mask
bits. The GMR is the 144-bit word specified by the even and odd GMR pairs selected by the GMR index in the command’s cycle
A. The 144-bit word K (presented on the DQ bus in both cycles A and B of the command) is also stored in both even and odd
comparand register pairs selected by the comparand register index in command cycle B. In the ×144 configuration, the even and
odd comparand register can be subsequently used by the Learn command only in the first non-full device.
Note. The Learn command is supported for only one of the blocks consisting of up to eight devices in a depth-cascaded table of
more than one block.
The word K (presented on the DQ bus in both cycles A and B of the command) is compared with each entry in the table, starting
at location 0 (decimal). A matching entry that satisfies the Soft Priority and Mini-Key scheme (for Enhanced Mode) will be the
winning entry, and its location address L will be driven as part of the SRAM address on the SADR[N:0] lines (see “SRAM PIO
Access” on page 121), N = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128. The global winning device will drive
the bus in a specific cycle. On global miss cycles, the device with LRAM = 1 (binary) and LDEV = 1 (binary) will be the default
driver for such missed cycles.
Note. During 144-bit searches of 144-bit-configured tables, the Search hit will always be at an even address.
The Search command is a pipelined operation and executes a Search at half the rate of the frequency of CLK2X for 144-bit
searches in ×144-configured tables. The latency of SADR, CE_L, ALE_L, WE_L, SSV, and SSF from the 144-bit Search
command cycle (two CLK2X cycles) is shown in Table 6-4.
For up to 31 devices in the table (TLSZ = 10 (binary)), Search latency is 6 from command to SRAM access cycle. In addition,
SSV and SSF shift further to the right for different values of HLAT, as specified in Table 6-5.
Must be same in each of the 31
devices
0
143
GMR
K
Even
A
Odd
B
Location 143
address
0
Comparand Register (even)
2
A
4
6
Comparand Register (odd)
B
71
0
0
N = 4063231 for CYNSE10512
2031615 for CYNSE10256
1015807 for CYNSE10128
L
(First matching entry)
N
Will be same in each of the 31
devices
(144-bit configuration)
Figure 6-30. ×144 Table with 31 Devices
Document #: 38-02069 Rev. *F
Page 84 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.5.6
576-bit Single Search for One Device or Cascade up to Eight Devices
The hardware diagram of the Search subsystem of up to eight devices is shown in Figure 6-9. The MultiSearch Enable (MSE)
bit in the Command Register must be set LOW to perform single-search. The following are the rest of the parameters programmed
into the eight devices.
• First seven devices (devices 0–6): TLSZ = 01 (binary), HLAT = 000 (binary), LRAM = 0 (binary), and LDEV = 0 (binary).
• Eighth device (device 7): TLSZ = 01 (binary), HLAT = 000 (binary), LRAM = 1 (binary), and LDEV = 1 (binary).
• 576-bit search is only available in the Enhanced Mode, not in the Non-Enhanced Mode. NES should be set to “11” (binary) in
all blocks of all devices to create a 576-bit table.
For a single-device configuration, all parameters will be the same as device 7. BHI[2:0] and LHI[6:0] should be tied to ground.
Notes:
• All eight devices must be programmed with the same values for TLSZ and HLAT. Only the last device in the table (device
number 7 in this case) must be programmed with LRAM = 1 (binary) and LDEV = 1 (binary). All other upstream devices
(devices 0 through 6 in this case) must be programmed with LRAM = 0 (binary) and LDEV = 0 (binary).
• The device receiving all the LHO signals from the other devices is considered the last device.
• All the shared signals in the following timing diagrams showing tri-stated condition (“z”) indicate that, that particular device is
not driving the shared signals. The shared signals are not three-stated in a real life because other devices will be driving them.
• Comparing the hardware diagrams shown in Figure 6-9 and Figure 6-14, enabling MultiSearch does not mean that a board
layout change is required. The LHO_1_L and LHI_1_L share the same pin with the Full In and Full Out signals, which are not
shown in Figure 6-9. Cascading multiple devices together still allow the user to configure the devices through software to
perform single-search or MultiSearch operations without any board change.
The following three figures show the response of three of the eight devices having a hit at different time according to a Hit/Miss
assumption shown below in Table 6-9. For these timing diagrams, three 576-bit searches are performed sequentially. Figure 631 shows the timing diagram for a Search command in the 576-bit-configured table of eight devices for device number 0. Figure 632 and Figure 6-33 shows the same for device number 1 and number 7 (the last device in this specific table) respectively.
Table 6-9. Hit/Miss Assumptions
Search Number
1
2
3
Device 0
Hit
Miss
Miss
Device 1
Miss
Hit
Miss
Devices 2–6
Miss
Miss
Miss
Device 7
Miss
Miss
Miss
Document #: 38-02069 Rev. *F
Page 85 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
11 12 13
14 15
16
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
CMD[1:0]
Logic 1
for 3 A-cycles
Search3
Search2
10
10
10
Logic 0 on
the 4th A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:3]
DQ
A B A B A B A B A B A B A B A B A B A B A B A B
A1 A2 A3A4 A5A6 A7A8B1 B2 B3B4 B5 B6B7B8C1C2C3C4 C5C6C7C8
|(LHI[6:0])
0
LHO[1:0]
0
SADR[M:0]
z
CE_L
z
ALE_L
0
1
z
Addr
A
z
0
z
0
z
1
z
WE_L
z
OE_L
z
SSV
z
1
z
SSF
z
1
z
Search1
(This
device is
the global
winner)
Search2
(Miss on
this device)
Search3
(Miss on
this device)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI[6:0]) stands for the boolean ‘OR’ of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.
Figure 6-31. Timing Diagram for 576-bit Single Search Device Number 0
Document #: 38-02069 Rev. *F
Page 86 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
11 12 13
14 15
16
CLK2X
PHS_L
CMDV
Search1
CMD[1:0]
Logic 1
for 3 A-cycles
Search3
Search2
10
10
10
Logic 0 on
the 4th A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:3]
DQ
|(LHI[6:0])
LHO[1:0]
SADR[M:0]
CE_L
ALE_L
A B A B A B A B A B A B A B A B A B A B A B A B
A1 A2 A3A4 A5A6 A7A8B1 B2 B3B4 B5 B6B7B8C1C2C3C4 C5C6C7C8
0
0
Addr
B
z
0
z
z
OE_L
z
SSV
SSF
0
1
z
WE_L
0
1
0
z
z
z
1
z
z
1
z
z
1
z
Search1
(Miss on
this device)
Search2
(This device
is the global
winner)
Search3
(Miss on
this device)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI[6:0]) stands for the boolean ‘OR’ of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.
Figure 6-32. Timing Diagram for 576-bit Single Search Device Number 1
Document #: 38-02069 Rev. *F
Page 87 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
11 12 13
14 15
16
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Search1
CMD[1:0]
10
Logic 1
for 3 A-cycles
Search3
Search2
10
10
Logic 0 on
the 4th A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:3]
DQ
|(LHI[6:0])
LHO[1:0]
SADR[M:0]
A B A B A B A B A B A B A B A B A B A B A B A B
A1 A2 A3A4 A5A6 A7A8 B1 B2 B3B4 B5 B6B7B8C1C2C3C4 C5C6C7C8
0
1
0
1
0
0
z
z
CE_L
0
z
z
0
ALE_L
0
z
z
0
WE_L
1
z
z
1
OE_L
0
SSV
0
z
z
SSF
0
z
0
Search1
(Miss on
this device)
1
0
z
Search2
(Miss on
this device)
Search3
(Miss on
this device)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 1 (binary), LDEV = 1 (binary).
Note: |(LHI[6:0]) stands for the boolean ‘OR’ of the entire bus LHI[6:0].
Note: Each bit in LHO[1:0] is the same logical signal.
Figure 6-33. Timing Diagram for 576-bit Single Search Device Number 7 (Last Device)
The following is the sequence of operation for a single 576-bit Search command (also refer to Subsection 6.2, “Command Bus
Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10” (binary). CMD[2] must
be driven to logic 1 for the first three A-cycles and then driven to logic 0 for the final A-cycle for 576-bit search.
Document #: 38-02069 Rev. *F
Page 88 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
{CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this Search operation. Each of the
four A-cycles provide a GMR index to mask 144 bits of the data to be compared (each A-cycle provide a pair of GMR, which
is 144 bits, for A-cycles will result in a total of 576 bits of GMR). CMD[8:6] signals must be driven with the same bits that
will be driven on SADR[25:23] for CYNSE10512, SADR[24:22] for CYNSE10256, SADR[23:21] for CYNSE10128 by this
device if it has a hit. CMD[9] is don’t care for this cycle.
— DQ Bus: At the same time in cycle A, DQ[71:0] must be driven with 72-bit data (which is part of the 576-bit data) to be
compared.
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and to apply Search command CMD[1:0] = “10” (binary).
CMD[5:2] must now be driven by the index of the comparand register pair for storing the two 72-bit word presented on the
DQ bus during cycles A and B. Each of the four B-cycles provide an index for a pair of comparand register. CMD[8:6] signals
must be driven with the index of the SSR that will be used for storing the address of the matching entry and hit flag (see
page 27 for a description of SSR[0:7]). CMD[10:9] are don’t cares for this cycle.
— DQ Bus: The DQ[71:0] continues to carry the 72-bit data (which is part of the 576-bit data) to be compared.
Note. For 576-bit searches, the host ASIC must supply individual 72-bit data on DQ[71:0] during cycles A and B. Also, four
individual pairs of GMR and CMPR registers may be involved in the comparison.
The logical 576-bit Search operation is shown in Figure 6-34. The entire table of 576-bit entries (eight devices) is compared to a
576-bit word K that is presented on the DQ bus in eight cycles using the GMR and local mask bits. The GMR is the 576-bit word
specified by four pairs of GMRs selected by GMR indices in each of the eight devices. The 576-bit word K (presented on the DQ
bus in all eight cycles of the command) is also stored in both even and odd comparand register pairs (selected by the comparand
register index in command cycle B) in each of the eight devices. The word K is compared with each entry in the table, starting at
location 0 (decimal). A matching entry that satisfies the Soft Priority and Mini-Key scheme will be the winning entry, and its location
address L will be driven as part of the SRAM address on the SADR[N:0] lines (see Section 6.7, “SRAM PIO Access,” on
page 121), N = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128. The global winning device will drive the bus in
a specific cycle. On a global miss cycle, the device with LRAM = 1 (binary) (default driving device for the SRAM bus) and LDEV = 1
(binary) (default driving device for SSF and SSV signals) will be the default driver for such missed cycles.
The Search command is a pipelined operation and executes a Search at one-eighth the rate of the frequency of CLK2X for 576-bit
searches in ×576-configured tables. The latency of the Search from command to SRAM access cycle is 5 for up to eight devices
in the table (TLSZ = “01” (binary)). SSV and SSF also shift further to the right for different values of HLAT, as specified in Table 6-5.
576
Must be same in each
of the eight devices
0
GMR
K
71
0
Comparand Register (Even)
K
Comparand Register (Odd)
K
Location 576
address
0
1
2
3
0
(First matching
entry)
L
N
Will be same in each of the eight
devices
(576-bit configuration)
Figure 6-34. ×576 Table with Eight Devices
6.5.7
N = 262143 for CYNSE10512
131071 for CYNSE10256
65535 for CYNSE10128
576-bit MultiSearch for One Device or Cascade up to Eight Devices
The MultiSearch operates the search commands in parallel on the upper and lower half (array 0 and 1) of the device. The results
from the two parallel searches are then driven on the SRAM bus at twice that rate relative to a single-search.
Notes:
• For x72 multi searches, two individual 72-bit search keys can be searched in array 0 and array 1 simultaneously. For x144,
x288 and x576 multi searches, both arrays will be searched with the same 144-bit, 288-bit or 576-bit search keys respectively.
Document #: 38-02069 Rev. *F
Page 89 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
• In MultiSearch Mode, there is a separate set of the LHO and LHI signals corresponding to memory array 0 and array 1.
LHO_0[1:0] and LHI_0[6:0] corresponds to array 0 whereas LHO_1_L[1:0] and LHI_1_L[6:0] corresponds to array 1. The latter
share the same pins as FULO[1:0] and FULI[6:0] respectively.
• Both LHO_0[1] and LHO_0[0] are exact same signals so that the loads can be shared by two outputs. The same is true for
LHO_1_L[1] and LHO_1_L[0].
• Unused LHI_0 signals should be tied to ground whereas unused LHI_1_L signals should be tied to VDDQ_ASIC, which is either
1.8V or 2.5V only.
• LHI_1_L signals are active LOW while LHI_0 are active HIGH.
The hardware diagram of the MultiSearch subsystem of up to eight devices is shown in Figure 6-14. The MultiSearch Enable
(MSE) bit in the Command Register must be set HIGH to perform multi search. The same with Enhanced Mode (EMODE) bit.
The following are the rest of the parameters programmed into the eight devices.
• First seven devices (devices 0–6): TLSZ = 01 (binary), HLAT = 000 (binary), LRAM = 0 (binary), and LDEV = 0 (binary).
• Eighth device (device 7): TLSZ = 01 (binary), HLAT = 000 (binary), LRAM = 1 (binary), and LDEV = 1 (binary).
• NES (in the Block Mini-Key Register) field in each block of all devices must be set to “11” (binary) to make a 576-bit table.
For a single-device configuration, all parameters will be the same as device 7. BHI[2:0] and all LHI should be tied to ground.
Notes:
• The device receiving all the LHO signals from the other devices is considered the last device.
• All the shared signals in the following timing diagrams showing tri-stated condition (“z”) indicate that, that particular device is
not driving the shared signals. The shared signals are not three-stated in a real life because other devices will be driving them.
• Comparing the hardware diagrams shown in Figure 6-9 and Figure 6-14, enabling MultiSearch does not mean that a board
layout change is required. The LHO_1_L and LHI_1_L share the same pin with the Full In and Full Out signals, which are not
shown in Figure 6-9. Cascading multiple devices together still allows the user to configure the devices through software to
perform single-search or MultiSearch operations without any board change.
The following three figures show the response of three of the eight devices having a hit at different time according to a Hit/Miss
assumption shown below in Table 6-10. For these timing diagrams, three 576-bit searches are performed sequentially. Figure 635 shows the timing diagram for a MultiSearch command in the 576-bit-configured table of eight devices for device number 0.
Figure 6-36 and Figure 6-37 shows the same for device number 1 and number 7 (the last device in this specific table) respectively.
Table 6-10. Hit/Miss Assumptions for 576-bit Multi Search
Search Number
Device 0
Device 1
Devices 2–6
Device 7
1
Hit
Miss
Miss
Miss
Document #: 38-02069 Rev. *F
2
Hit
Miss
Miss
Miss
Miss
Hit
Miss
Miss
3
Miss
Miss
Miss
Hit
Miss
Miss
Miss
Miss
Miss
Miss
Miss
Miss
Page 90 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
11 12 13
14 15
16
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Multi Search1
CMD[1:0]
10
Logic 1
for 3 A-cycles
Multi Search3
Multi Search2
10
10
Logic 0 on
the 4th A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:3]
DQ
A B A B A B A B A B A B A B A B A B A B A B A B
A1 A2 A3A4 A5A6 A7A8 B1 B2 B3B4 B5 B6B7B8C1C2C3C4 C5C6C7C8
(LHI_0[6:0])
0
LHO_0[1:0]
0
0
1
&(LHI_1_L[6:0]) 1
LHO_1_L[1:0] 1
SADR[M:0]
CE_L
ALE_L
0
1
Addr
A
z
z
Addr
A
z
z
0
z
0
z
1
z
z
WE_L
z
OE_L
z
SSV
z
1
SSF
z
1
Multi-Search1
(Hit in both arrays)
z
Multi-Search2 (Miss
on this device)
Multi-Search3 (Miss
on this device)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI_0[6:0]) and &(LHI_1_L[6:0]) stands for the boolean ‘OR’ and ‘AND’ of the entire LHI bus.
Note: Each bit in LHO_0[1:0] and LHO_1_L[1:0] is the same logical signal.
Figure 6-35. Timing Diagram for 576-bit MultiSearch Device Number 0
Document #: 38-02069 Rev. *F
Page 91 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
11 12 13
14 15
16
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Multi-Search1
CMD[1:0]
10
Logic 1
for 3 A-cycles
Multi-Search2
10
Multi-Search3
10
Logic 0 on
the 4th A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:3]
A B A B A B A B A B A B A B A B A B A B A B A B
DQ
A1 A2 A3A4 A5A6 A7A8B1 B2 B3B4 B5 B6B7B8C1C2C3C4 C5C6C7C8
|(LHI_0[6:0])
0
LHO_0[1:0]
0
0
1
0
1
&(LHI_1_L[6:0]) 1
1
0
LHO_1_L[1:0] 0
SADR[M:0]
CE_L
ALE_L
WE_L
OE_L
SSV
SSF
Addr
B
z
z
z
z
0
z
z
0
z
z
1
z
z
z
1
z
z
1
Multi-Search1
(Miss on
this device)
Multi-Search2
(Hit on array 0,
miss on array 1
for this device)
Multi-Search3
(Miss on
this device)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI_0[6:0]) and &(LHI_1_L[6:0]) stands for the boolean ‘OR’ and ‘AND’ of the entire LHI bus.
Note: Each bit in LHO_0[1:0] and LHO_1_L[1:0] is the same logical signal.
Figure 6-36. Timing Diagram for 576-bit MultiSearch Device Number 1
Document #: 38-02069 Rev. *F
Page 92 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
11 12 13
14 15
16
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Multi-Search1
CMD[1:0]
10
Logic 1
for 3 A-cycles
Multi-Search3
Multi-Search2
10
10
Logic 0 on
the 4th A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:3]
DQ
A B A B A B A B A B A B A B A B A B A B A B A B
A1 A2 A3A4 A5A6 A7A8 B1 B2 B3B4 B5 B6B7B8C1C2C3C4 C5C6C7C8
(LHI_0[6:0])
0
LHO_0[1:0]
0
1
0
&(LHI_1_L[6:0]) 1
SADR[M:0]
1
0
1
LHO_1_L[1:0]
0
1
1
0
Addr
B
z
z
CE_L
0
z
z
0
ALE_L
0
z
z
0
WE_L
1
z
z
1
OE_L
0
SSV
0
SSF
z
0
z
0
0
Multi-Search1
(Miss on this device
on both arrays)
z 1
0
0
z 1
Multi-Search2
(Miss in array 1
hit on array 2
for this device)
Multi-Search3
(Miss on
this device)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Note: |(LHI_0[6:0]) and &(LHI_1_L[6:0]) stands for the boolean ‘OR’ and ‘AND’ of the entire LHI bus.
Note: Each bit in LHO_0[1:0] and LHO_1_L[1:0] is the same logical signal.
Figure 6-37. Timing Diagram for 576-bit MultiSearch Device Number 7 (Last Device)
Document #: 38-02069 Rev. *F
Page 93 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
The following is the sequence of operation for a single 576-bit Search command (also refer to Subsection 6.2, “Command Bus
Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10” (binary). CMD[2] must
be driven to logic 1 for the first three A-cycles and then driven to logic 0 for the final A-cycle for 576-bit search.
{CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this Search operation. Each of the
four A-cycles provide a GMR index to mask 144 bits of the data to be compared. CMD[7:6] signals must be driven with the
same bits that will be driven on SADR[24:23] for CYNSE10512, SADR[23:22] for CYNSE10256, SADR[22:21] for
CYNSE10128 by this device if it has a hit. CMD[8] must be driven HIGH for every A-cycle. CMD[9] is don’t care for this cycle.
— DQ Bus: At the same time in cycle A, DQ[71:0] must be driven with 72-bit data (which is part of the 576-bit data) to be
compared.
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and to apply Search command CMD[1:0] = “10” (binary).
CMD[5:2] must now be driven by the index of the comparand register pair for storing the two 72-bit word presented on the
DQ bus during cycles A and B. Each of the four B-cycles provide an index for a pair of comparand register. CMD[8:6] signals
must be driven with the index of the SSR that will be used for storing the address of the matching entry and hit flag (see
page 27 for a description of SSR[0:7]). CMD[10:9] are don’t cares for this cycle.
— DQ Bus: The DQ[71:0] continues to carry the 72-bit data (which is part of the 576-bit data) to be compared.
Note. For 576-bit searches, the host ASIC must supply individual 72-bit data on DQ[71:0] during cycles A and B. Also, four
individual pairs of GMR and CMPR registers may be involved in the comparison.
The logical 576-bit Search operation is shown in Figure 6-38. The upper half of the device consisting of 576-bit entries is compared
to a 576-bit search key, K that is presented on the DQ bus in eight CLK2x cycles using the GMR and local mask bits. The same
also happens in the lower half of the device. The GMR is the 576-bit word specified by four pairs of GMRs selected by GMR
indices in each of the eight devices. The 576-bit word K (presented on the DQ bus in all eight cycles of the command) is also
stored in both even and odd comparand register pairs (selected by the comparand register index in command cycle B) in each
of the eight devices. The word K is compared with each entry in the table in both arrays. The winning addresses from both arrays
will be determined based on the Soft Priority and Mini-Key scheme, and the result of the two searches from the two halves are
driven as part of the SRAM address on the SADR[N:0] lines (N = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128)
with two SRAM cycles as shown in the timing diagram (see Section 6.7, “SRAM PIO Access,” on page 121). On a global miss
cycle, the device with LRAM = 1 (binary) (default driving device for the SRAM bus) and LDEV = 1 (binary) (default driving device
for SSF and SSV signals) will be the default driver for such missed cycles.
The Search command is a pipelined operation and executes a Search at one-eighth the rate of the frequency of CLK2X for 576-bit
searches in ×576-configured tables. The latency of the Search from command to SRAM access cycle is 5 for up to eight devices
in the table (TLSZ = 01 (binary)). SSV and SSF also shift further to the right for different values of HLAT, as specified in Table 6-5.
576
576
0
GMR
GMR
K
K
Location 576
address
0
1
2
3
0
Location 576
address
N/2
N/2 + 1
N/2 + 2
N/2 + 3
0
(First matching
entry in the lowe
half)
(First matching Lb
entry in the upper
half)
N-1
La
N/2 - 1
0
Upper Half (array 0)
(576-bit configuration)
Lower Half (array 1)
Figure 6-38. ×576 Table with Eight Devices
Document #: 38-02069 Rev. *F
N = 262144 for CYNSE10512
131072 for CYNSE10256
65536 for CYNSE10128
Page 94 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.5.8
Mixed-size Single Searches with 31 Devices on Tables Configured with Different Widths
This subsection will cover mixed searches (×72, ×144, and ×288) with tables of different widths (×72, ×144, ×288). Note: NonEnhanced Mode does not support 576-bit tables. The sample operation shown is for 31 devices, with devices 0 to 7 containing
x72 tables (CFG field in Command register all zeroes for Non-Enhanced Mode, NES = “00” (binary) for all blocks for Enhanced
Mode), devices 8 to 15 containing x144 tables (CFG[63:0] field in Command register for CYNSE10512 = 5555555555555555
(hex), CFG[31:0] = 55555555 (hex) for CYNSE10256, CFG[15:0] = 5555 (hex) for CYNSE10128 for Non-Enhanced Mode, NES
= “01” (binary) in all blocks for Enhanced Mode), and the rest of the devices containing x288 tables (CFG[63:0] =
AAAAAAAAAAAAAAAA (hex) for CYNSE10512, CFG[31:0] = AAAAAAAA (hex) for CYNSE10256, CFG[15:0] = AAAA (hex) for
CYNSE10128 for Non-Enhanced Mode, NES = “10” (binary) in all blocks for Enhanced Mode). The following figures show three
sequential searches: first, a 72-bit Search on a ×72-configured table; a 144-bit Search on a ×144-configured table; and a 288-bit
Search on a ×288-configured table that each results in a hit.
The 31 cascaded devices can be viewed as three blocks of 8 devices and a fourth block of 7 devices, as shown in Figure 6-19.
Each individual block of 8 or 7 devices is connected very similarly to the connection shown in Figure 6-9, except that the BHI[2:0]
signals are connected to BHO of the previous block rather than being grounded. Figure 6-39 shows a graphical example of the
tables using CYNSE10512s.
Block 0, Devices 0 to 7, 2 million entries
Block 1, Devices 8 to 15, 1 million entries
Blocks 2 and 3, Devices 16 to 30, 1 million entries
72
CFG = 0000000000000000 (hex)
144
CFG = 5555555555555555 (hex)
288
CFG = AAAAAAAAAAAAAAAA (hex)
Figure 6-39. Multiwidth Configurations Example with CYNSE10512s
Notes:
• The “Block” in the figure above refers to a block of 8 devices, not a block within a single device.
• All 31 devices must be programmed with the same values for TLZ (“10” (binary)) and HLAT (“000” (binary) in this example).
Only the last device in the table must be programmed with LRAM = 1 (binary) and LDEV = 1 (binary) (device 30 in this case).
All other upstream devices must be programmed with LRAM = 0 (binary) and LDEV = 0 (binary) (devices 0 through 29 in this
case).
• The device receiving all the LHO signals from the other devices is considered the last device.
• All the shared signals in the following timing diagrams showing tri-stated condition (“z”) indicate that, that particular device is
not driving the shared signals. The shared signals are not three-stated in a real life because other devices will be driving them.
• One way to create many tables of different widths in a bank of NSEs is by having table designation bits. It is assumed that bits
[71:70] for each entry will be assigned such table designation bits. DQ[71:70] will be 00 in each of the two A and B cycles of the
×72-bit Search (Search1). DQ[71:70] is 01 in each of the A and B cycles of the ×144-bit Search (Search2). DQ[71:70] is 10 in
each of the A, B, C, and D cycles of the ×288-bit Search (Search3).
The timing diagrams below corresponds to the Hit/Miss assumptions defined in Table 6-11. For the purpose of illustrating the
timings, it is further assumed that there is only one device with a matching entry in each of the blocks.
Table 6-11. Hit/Miss Assumptions
Search Number
#1 (x72)
#2 (x144)
#3 (x288)
Block 0
Hit
Miss
Miss
Block 1
Miss
Hit
Miss
Block 2
Miss
Miss
Hit
Block 3
Miss
Miss
Miss
Document #: 38-02069 Rev. *F
Page 95 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
Search1
10
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
SADR[M:0]
CE_L
z
z
ALE_L
z
WE_L
z
OE_L
z
SSV
SSF
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search1Search2 Search3
Miss
Miss
Miss
For Non-Enhanced Mode, CFG = all zeroes
NES = 00 (binary) in all blocks for Enhanced Mode, x72 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-40. Timing Diagram for Mixed Search for Devices Above Block 0 Winning Device
Document #: 38-02069 Rev. *F
Page 96 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
Search1
10
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
From the last
device in the
block
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
z
z
ALE_L
z
WE_L
z
OE_L
z
SSV
SSF
z
z
0
1
0
1
Addr
A
0
0
1
1
1
z
z
z
z
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search1Search2 Search3
CFG = all zeroes for Non-Enhanced Mode
Hit
Miss
Miss
NES = 00 (binary) in all blocks for Enhanced Mode, x72 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-41. Timing Diagram for Mixed Search for Block 0 Winning Device
Document #: 38-02069 Rev. *F
Page 97 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
Search1
10
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
From the last
device in the
block
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
BHO[2:0]
0
SADR[N:0]
CE_L
0
z
z
WE_L
z
OE_L
z
SSF
1
z
ALE_L
SSV
0
1
z
z
N = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
CFG = all zeroes for Non-Enhanced Mode
NES = 00 (binary) in all blocks for Enhanced Mode, x72 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0, LDEV = 0 (binary).
Search1
Miss on
this
device
Search2 Search3
Miss on
Miss on this device
this device
Figure 6-42. Timing Diagram for Mixed Search for Devices Below Block 0 Winning Device
Document #: 38-02069 Rev. *F
Page 98 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
Search1
10
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
SADR[M:0]
CE_L
ALE_L
z
z
z
OE_L
z
SSF
0
z
WE_L
SSV
1
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search1 Search2
Search3
Miss on Miss on
Miss on this device
For Non-Enhanced Mode:
this
this
device
CYNSE10512: CFG[63:0] = 5555555555555555h;
device
CYNSE10256: CFG[31:0] = 55555555h;
CYNSE10128: CFG[15:0] = 5555h.
NES = 01 (binary) in all blocks for Enhanced Mode, x144 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-43. Timing Diagram for Mixed Search Above Block 1 Winning Device
Document #: 38-02069 Rev. *F
Page 99 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
Search1
10
CMD[2]
CMPR[2] on B-cycles
From the last
device in the
block
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
1
0
|(BHI[2:0])
0
1
0
BHO[2:0]
0
SADR[M:0]
z
CE_L
z
ALE_L
z
0
z
WE_L
z
1
z
OE_L
z
SSV
z
1
z
SSF
z
1
z
0
1
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search1
Miss on
For Non-Enhanced Mode:
this
CYNSE10512: CFG[63:0] = 5555555555555555h;
device
CYNSE10256: CFG[31:0] = 55555555h;
CYNSE10128, CFG[15:0] = 5555h.
NES = 01 (binary) in all blocks for Enhanced Mode, x144 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Addr
B
0
z
z
Search3
Search2
Miss on this device
Hit on
this device
Figure 6-44. Timing Diagram for Mixed Search for Block 1 Winning Device
Document #: 38-02069 Rev. *F
Page 100 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
Search1
10
CMD[2]
CMPR[2] on B-cycles
From the last
device in the
block
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
CE_L
1
0
0
1
z
z
WE_L
z
OE_L
z
SSF
0
z
ALE_L
SSV
1
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search1 Search2
Miss on Miss on
this device
this
device
Search3
Miss on this device
For Non-Enhanced Mode:
CYNSE10512: CFG[63:0] = 5555555555555555h;
CYNSE10256: CFG[31:0] = 55555555h;
CYNSE10128, CFG[15:0] = 5555h.
NES = 01 (binary) in all blocks for Enhanced Mode, x144 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-45. Timing Diagram for Mixed Search Below Block 1 Winning Device
Document #: 38-02069 Rev. *F
Page 101 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
Search1
10
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
SADR[M:0]
CE_L
z
z
WE_L
z
OE_L
z
SSF
0
z
ALE_L
SSV
1
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search1 Search2 Search3
Miss on Miss on
Miss on this device
this device
this
device
For Non-Enhanced Mode:
CYNSE10512: CFG[63:0] = AAAAAAAAAAAAAAAAh;
CYNSE10256: CFG[31:0] = AAAAAAAAh;
CYNSE10128, CFG[15:0] = AAAAh.
NES = 10 (binary) in all blocks for Enhanced Mode, x288 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-46. Timing Diagram for Mixed Search Above Block 2 Winning Device
Document #: 38-02069 Rev. *F
Page 102 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
Search1
10
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
From the last
device in the
block
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
BHO[2:0]
0
SADR[M:0]
z
CE_L
z
ALE_L
z
0
z
WE_L
z
1
z
OE_L
z
SSV
z
1
z
SSF
z
1
z
0
1
0
1
0
1
Addr
C
0
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
For Non-Enhanced Mode:
CYNSE10512: CFG[63:0] = AAAAAAAAAAAAAAAAh;
CYNSE10256: CFG[31:0] = AAAAAAAAh;
CYNSE10128, CFG[15:0] = AAAAh.
NES = 10 (binary) in all blocks for Enhanced Mode, x288 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary),
LDEV = 0 (binary).
Search1
Miss on
this
device
Search2 Search3
Hit on this device
Miss on
this device
Figure 6-47. Timing Diagram for Mixed Search for Block 2 Winning Device
Document #: 38-02069 Rev. *F
Page 103 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
Search1
10
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
SADR[M:0]
CE_L
0
1
z
z
WE_L
z
OE_L
z
SSF
0
z
ALE_L
SSV
1
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search1
Miss on
this
device
Search2 Search3
Miss on Miss on this device
this device
For Non-Enhanced Mode:
CYNSE10512: CFG[63:0] = AAAAAAAAAAAAAAAAh;
CYNSE10256: CFG[31:0] = AAAAAAAAh;
CYNSE10128, CFG[15:0] = AAAAh.
NES = 10 (binary) in all blocks for Enhanced Mode, x288 search.
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-48. Timing Diagram for Mixed Search Below Block 2 Winning Device
Document #: 38-02069 Rev. *F
Page 104 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
Search1
10
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
SADR[M:0]
CE_L
1
0
z
z
WE_L
z
OE_L
z
SSF
0
z
ALE_L
SSV
1
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Search1
Search3
Miss on Search2
Miss on
Miss on this device
this
this device
device
For Non-Enhanced Mode:
CYNSE10512: CFG[63:0] = AAAAAAAAAAAAAAAAh;
CYNSE10256: CFG[31:0] = AAAAAAAAh;
CYNSE10128, CFG[15:0] = AAAAh.
NES = 10 (binary) in all blocks for Enhanced Mode, x288 search.
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-49. Timing Diagram for Mixed Search for All Except the Last Device in Block 3
Document #: 38-02069 Rev. *F
Page 105 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
Search3
10
10
Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
Search1
10
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B1B2 C1C2C3C4
D1 D2
D3
|(LHI[6:0])
0
LHO[1:0]
0
|(BHI[2:0])
0
0
1
z
z
SADR[M:0]
0
1
CE_L
0
z
0
z
0
ALE_L
0
z
0
z
0
WE_L
1
z
1
z
1
OE_L
0
SSV
0
z
0
z
0
SSF
0
z
0
z
0
Search1
Hit on some
device above
Search3
Search2
Hit on some Hit on some
device above device above
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
For Non-Enhanced Mode:
CYNSE10512: CFG[63:0] = AAAAAAAAAAAAAAAAh;
CYNSE10256: CFG[31:0] = AAAAAAAAh;
CYNSE10128, CFG[15:0] = AAAAh.
NES = 10 (binary) in all blocks for Enhanced Mode, x288 search
HLAT = 000 (binary), TLSZ = 10 (binary), LRAM = 1 (binary), LDEV = 1 (binary).
Figure 6-50. Timing Diagram for Mixed Search for the Last Device in Block 3
Document #: 38-02069 Rev. *F
Page 106 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
The following is the sequence of operation for a single mixed-width Search command (also refer to Subsection 6.2, “Command
Bus Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10” (binary). The CMD[2]
and CMD[9] signals must be driven to logic 0 for the 72-bit search, but for 144-bit search, CMD[9] = 1 and CMD [2] = 0.
For 288-bit search, CMD[9] is don’t care, whereas CMD[2] = 1 for the first “A” cycle and 0 for the last “A” cycle.
{CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this Search operation. CMD[8:6]
signals must be driven with the same bits that will be driven on SADR[25:23] for CYNSE10512, SADR[24:22] for
CYNSE10256, SADR[23:21] for CYNSE10128 by this device if it has a hit.
— DQ Bus: At the same time in cycle A, DQ[71:0] must be driven with the 72-bit data to be compared.
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and to apply Search command CMD[1:0] = “10” (binary).
CMD[5:2] must now be driven by the index of the comparand register pair for storing the search key presented on the DQ
bus during cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the
address of the matching entry and hit flag (see page 27 for a description of SSR[0:7]). CMD[10:9] are don’t cares for this cycle.
— DQ Bus: The DQ[71:0] continues to carry the search key to be compared.
Note. For 72-bit searches, the host ASIC must supply the same 72-bit data on DQ[71:0] during both cycles A and B. Also, the
even and odd pairs of GMRs selected for the comparison must be programmed with the same value. For 144-bit, 288-bit or 576bit searches, each 72-bit presented on each cycle A and B will together form the 144-bit or 288-bit or 576-bit search key
respectively.
When an N-bit search key, K, is presented on the DQ bus, the entire table of N-bit entries is compared to the search key using
the GMR and local mask bits. The GMR is selected by the GMR Index in the command’s cycle A. K is also stored in both even
and odd comparand register pairs (selected by the comparand register index in command cycle B). K is compared with each entry
in the table, starting at location 0. A matching entry that satisfies the Soft Priority and Mini-Key scheme (for Enhanced Mode) will
be the winning entry, and its location address L will be driven as part of the SRAM address on the SADR[N:0] lines (see
Section 6.7, “SRAM PIO Access,” on page 121), N = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128. Note. The
Learn command is supported for only one of the blocks consisting of up to eight devices in a depth-cascaded table of more than
one block.
For up to 31 devices in the table (TLSZ = 10 (binary)), Search latency is 6 from command to SRAM access cycle. In addition,
SSV and SSF shift further to the right for different values of HLAT, as specified in Table 6-5.
6.5.9
Mixed-size Multi Searches with 8 Devices on Tables Configured with Different Widths
This subsection will cover mixed searches (×72, ×144, and ×288) with tables of different widths (×72, ×144, ×288) when MultiSearch is enabled. The sample operation shown is for 8-device-cascade, with devices 0 and 1 containing x72 tables (NES = 00
(binary) in all blocks), devices 2 and 3 containing x144 tables (NES = 01 (binary) in all blocks), and devices 4 to 7 containing x288
tables (NES = 10 (binary) in all blocks). The following figures show three sequential searches: first, a 72-bit Search on a ×72configured table; a 144-bit Search on a ×144-configured table; and a 288-bit Search on a ×288-configured table that each results
in a hit.
The hardware connection of the 8 cascaded devices is shown in Figure 6-19. A graphical representation of the tables is shown
in Figure 6-51 using CYNSE10512s as an example.
Devices 0 and 1, 256K total entries in each array
Devices 2 and 3, 128K total entries in each array
Devices 4 to 7, 128K total entries in each array
72
NES = 00
144
NES = 01
288
Array 0
NES = 10
72
144
288
Array 1
Figure 6-51. Multiwidth Configurations Example for MultiSearch with CYNSE10512s
Note:
• When MultiSearch is enabled, the maximum number of devices that can be cascaded is 8 if CLK2x is less than or equal to
200 MHz. The number of devices will be 4 if CLK2x operates above 200 MHz but up to 266 MHz.
• All eight devices must be programmed with the same values for TLZ (“01” (binary)) and HLAT (“000” (binary) in this example).
Only the last device in the table must be programmed with LRAM = 1 (binary) and LDEV = 1 (binary) (device 7 in this case).
All other upstream devices must be programmed with LRAM = 0 (binary) and LDEV = 0 (binary) (devices 0 through 6 in this case).
Document #: 38-02069 Rev. *F
Page 107 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
• The device receiving all the LHO signals from the other devices is considered the last device.
• All the shared signals in the following timing diagrams showing tri-stated condition (“z”) indicate that, that particular device is
not driving the shared signals. The shared signals are not three-stated in a real life because other devices will be driving them.
• Comparing the hardware diagrams shown in Figure 6-9 and Figure 6-14, enabling MultiSearch does not mean that a board
layout change is required. The LHO_1_L and LHI_1_L share the same pin with the Full In and Full Out signals, which are not
shown in Figure 6-9. Cascading multiple devices together still allow the user to configure the devices through software to
perform single-search or MultiSearch operations without any board change.
• One way to create many tables of different widths in a bank of NSEs is by having table designation bits. It is assumed that bits
[71:70] for each entry will be the table designation bits. The DQ[71:70] will be 00 in each of the two A and B cycles of the ×72bit MultiSearch (M-Search1). DQ[71:70] is 01 in each of the A and B cycles of the ×144-bit MultiSearch (M-Search2). DQ[71:70]
is 10 in each of the A, B, C, and D cycles of the ×288-bit MultiSearch (M-Search3).
The timing diagrams below corresponds to the Hit/Miss assumptions defined in Table 6-12.
Table 6-12. Hit/Miss Assumptions in MultiSearchMode
Search Number
#1 (x72)
#2 (x144)
#3 (x288)
Device 0
Miss
Hit
Miss
Miss
Miss
Miss
Device 1
Miss
Hit
Miss
Miss
Miss
Miss
Device 2
Miss
Miss
Miss
Hit
Miss
Miss
Device 3 to 6
Miss
Miss
Miss
Miss
Miss
Miss
Device 7
Miss
Miss
Miss
Miss
Hit
Miss
Document #: 38-02069 Rev. *F
Page 108 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
M-Search3
M-Search1
10
10
10
M-Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B C1C2 D1D2D3D4
D2
D1 D2
D3
|(LHI_0[6:0])
0
LHO_0[1:0]
0
&(LHI_1_L[6:0])
1
LHO_1_L[1:0]
1
SADR[M:0]
CE_L
z
z
ALE_L
z
WE_L
z
OE_L
z
SSV
SSF
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
0
1
Addr
B
0
0
1
1
1
z
z
z
z
z
z
M-Search2 M-Search3
M-Search1
Miss on
Miss on
Array 0
both arrays both arrays
Miss M-Search1
Array 1
Hit
NES = 00 (binary) in all blocks for Enhanced Mode, x72 search.
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-52. Timing Diagram for Mixed MultiSearch (Eight Devices) for Device 0
Document #: 38-02069 Rev. *F
Page 109 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
M-Search3
M-Search1
10
10
10
M-Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B C1C2 D1D2D3D4
D2
D1 D2
D3
|(LHI_0[6:0])
0
LHO_0[1:0]
0
&(LHI_1_L[6:0])
1
0
1
LHO_1_L[1:0]
1
0
1
SADR[M:0]
CE_L
z
z
ALE_L
z
WE_L
z
OE_L
z
SSV
SSF
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
M-Search2 M-Search3
M-Search1
Miss on
Miss on
Array 0
both arrays both arrays
Miss
M-Search1
Array 1 local Hit
but suppressed
NES = 00 (binary) in all blocks for Enhanced Mode, x72 search.
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-53. Timing Diagram for Mixed MultiSearch (Eight Devices) for Device 1
Document #: 38-02069 Rev. *F
Page 110 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
M-Search3
M-Search1
10
10
10
M-Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B C1C2 D1D2D3D4
D2
D1 D2
D3
|(LHI_0[6:0])
0
LHO_0[1:0]
0
&(LHI_1_L[6:0])
1
LHO_1_L[1:0]
1
SADR[M:0]
CE_L
ALE_L
WE_L
OE_L
SSV
SSF
0
1
0
1
Addr
C
z
z
0
z
0
z
1
z
z
z
z
z
z
1
z
1
z
z
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
M-Search1 Array 0
Miss on this device
M-Search1
Array 1
Miss on
this device
M-Search2 M-Search3
Miss on
Miss on
array 1, Hit both arrays
on array 2
NES = 01 (binary) in all blocks for Enhanced Mode, x144 search.
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-54. Timing Diagram for Mixed MultiSearch (Eight Devices) for Device 2
Document #: 38-02069 Rev. *F
Page 111 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
CMD[1:0]
M-Search3
M-Search1
10
10
10
M-Search2
Logic 0 for A-cycles
Logic 1 on the
Logic 0 on
for x72 and x144 1st x288 A-cycle the last A-cycle
CMD[2]
CMPR[2] on B-cycles
CMD[10:2]
A B A B A B A B
DQ
A B C1C2 D1D2D3D4
D2
D1 D2
D3
|(LHI_0[6:0])
0
LHO_0[1:0]
0
&(LHI_1_L[6:0])
1
LHO_1_L[1:0]
1
0
1
0
1
SADR[M:0]
z
z
CE_L
0
z
z
ALE_L
0
z
z
WE_L
1
z
z
OE_L
0
SSV
0
z
z
SSF
0
z
z
M-Search1 Array 0
Miss on this device
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
M-Search1
Array 1
Miss on
this device
Addr
D
0
0
1
1
0
1
0
M-Search2 M-Search3
Hit on array 0
Miss on
both arrays Miss on array 1
on this device
NES =10 (binary) in all blocks for Enhanced Mode, x288 search
HLAT = 000 (binary), TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary).
Figure 6-55. Timing Diagram for Mixed MultiSearch (Eight Devices) for Device 7
Document #: 38-02069 Rev. *F
Page 112 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
The MSE bit in the Command Register must be set high to enable the MultiSearch feature. The same with the Enhanced Mode
(EMODE) bit. The following is the sequence of operation for a single mixed-width Search command (also refer to Subsection 6.2,
“Command Bus Parameters,” on page 50).
• Cycle A:
— Command Bus: The host ASIC drives CMDV HIGH and applies Search command CMD[1:0] = “10” (binary). The CMD[2]
and CMD[9] signals must be driven to logic 0 for the 72-bit search, but for 144-bit search, CMD[9] = 1 and CMD [2] = 0.
For 288-bit search, CMD[9] is don’t care, whereas CMD[2] = 1 for the first “A” cycle and 0 for the last “A” cycle.
{CMD[10],CMD[5:3]} signals must be driven with the index to the GMR pair for use in this Search operation. CMD[7:6]
signals must be driven with the same bits that will be driven on SADR[24:23] for CYNSE10512, SADR[23:22] for
CYNSE10256, SADR[22:21] for CYNSE10128 by this device if it has a hit. CMD[8] must be set high for MultiSearch
operation.
— DQ Bus: At the same time in cycle A, DQ[71:0] must be driven with the 72-bit data to be compared.
• Cycle B:
— Command Bus: The host ASIC continues to drive CMDV HIGH and to apply Search command CMD[1:0] = “10” (binary).
CMD[5:2] must now be driven by the index of the comparand register pair for storing the search key presented on the DQ
bus during cycles A and B. CMD[8:6] signals must be driven with the index of the SSR that will be used for storing the
address of the matching entry and hit flag (see page 27 for a description of SSR[0:7]). CMD[10:9] are don’t cares for this cycle.
— DQ Bus: The DQ[71:0] continues to carry the search key to be compared.
Note. For 72-bit multi-searches, the host ASIC can provide different 72-bit data on DQ[71:0] on each of the A and B cycles. The
even and odd pairs of GMRs selected for the comparison need not be programmed with the same value. For 144-bit, 288-bit or
576-bit searches, each 72-bit presented on each cycle A and B will together form the 144-bit or 288-bit or 576-bit search key
respectively. Each search key will be compared to both arrays 0 and 1 during cycles A and B when MultiSearch is enabled.
When an N-bit search key, K, is presented on the DQ bus, both arrays of N-bit entries are compared to the search key using the
GMR and local mask bits. The GMR is selected by the GMR Index in the command’s cycle A. K is also stored in both even and
odd comparand register pairs (selected by the comparand register index in command cycle B). K is compared with each entry in
the table, starting at location 0. A matching entry from each array that satisfies the Soft Priority and Mini-Key scheme will be the
winning entries, and their location addresses La and Lb will be driven as part of the SRAM address on the SADR[N:0] lines (see
Section 6.7, “SRAM PIO Access,” on page 121), N = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128. Note. The
Learn command is supported for only one of the blocks consisting of up to eight devices in a depth-cascaded table of more than
one block.
The latency of the MultiSearch from command to SRAM access cycle is 5 for a configuration of up to eight devices (TLSZ = 01
(binary)). SSV and SSF also shift further to the right for different values of HLAT, as specified in Table 6-5.
6.6
Learn Command
The device contains sixteen pairs of Comparand (CMPR) registers that store the search key as the device executes searches.
On a Search miss, signalled to the ASIC through the SSV and SSF signals (SSV = 1 (binary), SSF = 0 (binary)), the host ASIC
can apply the Learn command to learn the entry from a CMPR register to the next-free location. However, it is recommended that
the host ASIC first check the FULL signal, to determine if the device is full. If the device is not full, and the Search was a miss, a
Learn can be applied. If the device is already full, and the Learn is issued, the operation will be suppressed.
The Learn command is a pipelined operation and lasts for two CLK cycles. Figure 6-60, Figure 6-61 and Figure 6-62 show the
timing diagram of Learn operations with the address taken from the NFA or SRR register. Learn operations with the address taken
from the DQ bus follow the same diagrams except that the DQ bus contains the address instead of Don’t Cares. Figure 6-61 and
Figure 6-62 assume that the device performing the Learn operation is not the last device in the table and will therefore have its
LRAM bit set to 0. The OE_L for the device with the LRAM bit set goes HIGH for two cycles for each Learn (one during the SRAM
Write cycle and one during the cycle before). The SRAM Write cycle latency from the second cycle of the instruction is shown in
Table 6-13. The Learn command also generates a Write cycle to the external SRAM (see Section 6.7, “SRAM PIO Access,” on
page 121).
Note that mismatched entry-width Learn operation is not supported. For example, the result of a 72-bit Search miss stored in one
of the SRR registers cannot be used for a 144-bit Learn operation.
6.6.1
Non-Enhanced Mode
The Learn command in the Non-Enhanced mode supports x72 and x144 table widths. The operation uses the data stored in the
user selected CMPR register for writing to an entry in the Data array. Non-Enhanced mode Learn operation ignores the DQ bus
and cannot perform a write to the Mask array. The address for the target data entry is the INDEX field of the Next-free Address
(NFA) register.
Once the operation is completed the NFA register’s INDEX field is updated with next highest priority free entry in the Data array.
The LSB of each x72 entry is treated as a valid bit and used to indicate whether that entry is free (=0 (binary)) or not (=1 (binary)).
For a 144-bit entry, bit [72] and bit[0] must be set to the same value.
Document #: 38-02069 Rev. *F
Page 113 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
Note that Learn command for x144 entry width in Non-Enhanced can only be issued when all the tables in the device is of x144
table width.
6.6.2
Enhanced Mode
The Learn command in the Enhanced mode supports all table widths (x72, x144, x288 and x576). The user can select whether
the data stored in the user selected CMPR register or the data presented in the DQ bus be used for the learn operation. The user
can also select to write to an entry in either the Data or Mask array. The address for the target entry is the INDEX field of the userselected Search Result Register (SRR). Each SRR is one-to-one associated to a Comparand (CMPR) register. So the selection
of the SRR is accomplished by selecting the corresponding (CMPR) register.
The SRR register is updated after a Search operation. Only the LSB of each entry is used, regardless of width, to indicate whether
that entry is free (=0 (binary)) or not (=1 (binary)).
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Learn
CMD[1:0]
Learn
CMD[10]
Learn Data
Learn from DQ
Learn Mask
Learn from CMPR
CMD[9]
CMPR
a
CMD[5:2]
CMPR
b
x72
DQ
A1
SADR[M:0]
CE_L
WE_L
1
ALE_L
1
OE_L
SSV
0
0
0
SSF
1
0
1
0
1
0
1
0
TLSZ = 00 (binary), LRAM = 1 (binary), LDEV = 1 (binary). M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-56. Timing Diagram of 72-bit Learn from DQ Bus and CMPR Registers (One Device)
Document #: 38-02069 Rev. *F
Page 114 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
288-bit Learn
CMD[1:0]
288-bit Learn
CMD[10]
Learn Data
Learn from DQ
Learn Mask
Learn from CMPR
CMD[9]
CMPR CMPR
x2
x1
CMD[5:2]
DQ
CMPR CMPR
y2
y1
d0 d1 d2 d3
A1
SADR[M:0]
z
CE_L
1
0
1
WE_L
1
0
1
ALE_L
1
0
1
OE_L
0
SSV
0
SSF
0
1
0
TLSZ = 10 (binary), LRAM = 1 (binary), LDEV = 1 (binary). M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-57. Timing Diagram of 288-bit Learn from DQ Bus and CMPR Registers (One Device)
Document #: 38-02069 Rev. *F
Page 115 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
576-bit Learn
CMD[1:0]
CMD[10]
Learn Data
Learn from DQ
CMD[9]
CMD[5:2]
CMPR CMPR CMPR CMPR
x3
x4
x2
x1
DQ
d0 d1 d2 d3 d4 d5 d6 d7
A1
SADR[M:0]
z
CE_L
1
0
1
WE_L
1
0
1
ALE_L
1
0
1
OE_L
0
SSV
0
SSF
0
1
0
TLSZ = 10 (binary), LRAM = 1 (binary), LDEV = 1 (binary). M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-58. Timing Diagram of 576-bit Learn from DQ Bus (One Device)
Document #: 38-02069 Rev. *F
Page 116 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
576-bit Learn
CMD[1:0]
CMD[10]
Learn Mask
Learn from CMPR
CMD[9]
CMPR CMPR CMPR CMPR
x2
x1
x4
x3
CMD[5:2]
DQ
z
SADR[M:0]
CE_L
1
1
WE_L
1
1
ALE_L
1
1
OE_L
0
0
SSV
0
SSF
0
TLSZ = 10 (binary), LRAM = 1 (binary), LDEV = 1 (binary). M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-59. Timing Diagram of 576-bit Learn from CMPR Register (One Device)
6.6.3
Learn Operation on Depth-Cascaded Table
When all entries in a device are occupied, the device asserts FULO to inform the downstream devices that it is full. The result of
this communication between depth-cascaded devices determines the global FULL signal for the entire table. The FULL signal in
the last device determines the fullness of the depth-cascaded table.
In a depth-cascaded table, only a single device will Learn the entry through the application of a Learn instruction. The determination as to which device will Learn is based on the FULI and FULO signals between the devices. The first non-full device learns
the entry by storing the content of the selected CMPR register to the location pointed to by the NFA or SRR register.
The global FULL signal indicates to the table controller (the host ASIC) that all entries within a block are occupied and that no
more entries can be learned. The Ayama 10000 device updates the signal after each Write or Learn command to a data array.
Document #: 38-02069 Rev. *F
Page 117 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
.
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Learn1 X Learn2 X
Comp2
Comp1
CMD[1:0]
XX
X
X
CMD[10:2]
1A 1B
X
DQ
X
X
z
z
A1
SADR[M:0]
CE_L
WE_L
1
ALE_L
1
OE_L
SSV
0
0
0
SSF
X
1
A2
0
0
1
0
0
1
0
0
1
1
0
TLSZ = 00 (binary), LRAM = 1 (binary), LDEV = 1 (binary). M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-60. Timing Diagram of Learn (TLSZ = 00 (binary), LDEV = 1 (binary))
Document #: 38-02069 Rev. *F
Page 118 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Learn1 X Learn2 X
Comp2
Comp1
CMD[1:0]
X
X
CMD[10:2]
1A1B
z
DQ
SADR[M:0]
CE_L
z
WE_L
z
ALE_L
z
OE_L
SSV
SSF
z
z
X
X
X
X
z
A1
z
A2
0
0
0
0
0
0
z
z
z
TLSZ = 01 (binary), LRAM = 0 (binary), LDEV = 0 (binary). M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-61. Timing Diagram of Learn (Except on the Last Device [TLSZ = 01 (binary)])
Document #: 38-02069 Rev. *F
Page 119 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Learn1 X Learn2 X
Comp2
Comp1
CMD[1:0]
X
X
CMD[10:2]
1A 1B
DQ
z
X
X
X
X
z
z
z
SADR[M:0]
CE_L
WE_L
ALE_L
z
z
1
z
z
1
1
z
1
z
1
1
z
1
z
1
OE_L
0
SSV
0
1
1
0
0
SSF
TLSZ = 01 (binary), LRAM = 1 (binary), LDEV = 1 (binary). M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-62. Timing Diagram of Learn on Device Number 7 (TLSZ = 01 (binary))
Table 6-13. SRAM Write Cycle Latency from Second Cycle of Learn Instruction
Number of Devices
Latency in CLK Cycles
1 (TLSZ = 00 (binary))
4
1–8 (TLSZ = 01 (binary))
5
1–31 (TLSZ = 10 (binary))
6
The Learn operation lasts two CLK cycles. The sequence of operation is as follows.
• Cycle 1A: The host ASIC applies the Learn instruction on CMD[1:0] using CMDV = 1 (binary). The CMD[5:2] field specifies
the index of the comparand register pair that will be written in the data array in the 144-bit-configured table. For a Learn in a
72-bit-configured table, the even-numbered comparand specified by this index will be written. CMD[8:6] carries the bits that
will be driven on SADR[25:23] for CYNSE10512, SADR[24:22] for CYNSE10256, SADR[23:21] for CYNSE10128 in the SRAM
Write cycle.
• Cycle 1B: The host ASIC continues to drive CMDV to 1 (binary), CMD[1:0] to 11 (binary), and CMD[5:2] with the comparand
pair index. CMD[6] must be set to 0 if the Learn is being performed on a 72-bit-configured table, and to 1 if the Learn is being
performed on a 144-bit-configured table.
• Cycle 2: The host ASIC drives CMDV to 0.
At the end of cycle 2, a new instruction can begin. SRAM Write latency is the same as the Search to the SRAM Read cycle. It is
measured from the second cycle of the Learn instruction.
Document #: 38-02069 Rev. *F
Page 120 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
6.7
CYNSE10512
CYNSE10256
CYNSE10128
SRAM PIO Access
SRAM Read enables read access to the off-chip SRAM containing associative data. The latency from the issuance of the Read
instruction to the appearance of the address on the SRAM bus is the same as the Search instruction latency, and will depend on
the value programmed for the TLSZ parameter in the device configuration register. The latency of the ACK from the Read
instruction is the same as that from the Search instruction to the SRAM address latency, plus the HLAT programmed in the
configuration register. Note. SRAM Read is a blocking operation—no new instruction can begin until the ACK is returned by the
selected device performing the access.
SRAM Write enables write access to the off-chip SRAM containing associative data. The latency from the second cycle of the
Write instruction to the appearance of the address on the SRAM bus is the same as the Search instruction latency, and will depend
on the TLSZ value parameter programmed in the device configuration register. Note: SRAM Write is a pipelined operation—new
instruction can begin right after the previous command has ended.
6.7.1
SRAM Read with a Table of One Device
SRAM Read enables read access to the off-chip SRAM containing associative data. The latency from the issuance of the Read
instruction to the appearance of the address on the SRAM bus is the same as Search instruction latency, and will depend on the
TLSZ value parameter programmed into the device configuration register. ACK latency from the Read instruction is the same as
that from the Search instruction to the SRAM address, plus the HLAT programmed in the configuration register. The following
explains the SRAM Read operation in a table with only one device that has the following parameters: TLSZ = 00 (binary), HLAT =
000 (binary), LRAM = 1 (binary), and LDEV = 1 (binary). Figure 6-63 shows the associated timing diagram. For the following
description, the selected device refers to the only device in the table because it is the only device to be accessed.
• Cycle 1A: The host ASIC applies the Read instruction on CMD[1:0] using CMDV = 1 (binary). The DQ bus supplies the address,
with DQ[20:19] set to 10 (binary), to select the SRAM address. The host ASIC selects the device for which ID[4:0] matches
the DQ[25:21] lines. During this cycle, the host ASIC also supplies SADR[25:23] for CYNSE10512, SADR[24:22] for
CYNSE10256, SADR[23:21] for CYNSE10128 on CMD[8:6].
• Cycle 1B: The host ASIC continues to apply the Read instruction on CMD[1:0] using CMDV = 1 (binary). The DQ bus supplies
the address with DQ[20:19] set to 10 to select the SRAM address.
• Cycle 2: The host ASIC floats DQ[71:0] to a three-state condition.
• Cycle 3: The host ASIC keeps DQ[71:0] in a three-state condition.
• Cycle 4: The selected device starts to drive DQ[71:0] and drives ACK from High-Z to LOW.
• Cycle 5: The selected device drives the Read address on SADR[N:0] lines (N = 25 for CYNSE10512, 24 for CYNSE10256,
23 for CYNSE10128) and drives ACK HIGH, CE_L LOW, and ALE_L LOW.
• Cycle 6: The selected device drives CE_L HIGH, ALE_L HIGH, the SADR bus, the DQ bus in a three-state condition, and
ACK LOW.
At the end of cycle 6, the selected device floats ACK in a three-state condition, and a new command can begin.
Document #: 38-02069 Rev. *F
Page 121 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle
1
cycle
2
cycle
3
cycle
4
cycle
5
cycle
6
CLK2X
PHS_L
CMDV
CMD[1:0]
Read
CMD[10:2]
A
Address
DQ
OE_L
WE_L
CE_L
ALE_L
SADR
ACK
SSV
SSF
B
z
z
0
1
1
1
0
0
z
z
0
Address
0
1
1
1
z
0
z
0
DQ driven by Ayama 10000
TLSZ = 00 (binary), HLAT = 000 (binary), LRAM = 1 (binary), LDEV = 1 (binary)
Figure 6-63. SRAM Read Access (TLSZ = 00 (binary), HLAT = 000 (binary), LRAM = 1 (binary), LDEV = 1 (binary))
6.7.2
SRAM Read with a Table of up to Eight Devices
The following explains the SRAM Read operation completed through a table of up to eight devices using the following parameter:
TLSZ = 01 (binary). Figure 6-64 diagrams a block of eight devices. The following assumes that SRAM access is successfully
achieved through Ayama 10000 device number 0. Figure 6-65 and Figure 6-66 show timing diagrams for device number 0 and
device number 7, respectively.
• Cycle 1A: The host ASIC applies the Read instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with
DQ[20:19] set to 10, to select the SRAM address. The host ASIC selects the device for which ID[4:0] matches the DQ[25:21]
lines. During this cycle the host ASIC also supplies SADR[25:23] for CYNSE10512, SADR[24:22] for CYNSE10256,
SADR[23:21] for CYNSE10128 on CMD[8:6].
• Cycle 1B: The host ASIC continues to apply the Read instruction on CMD[1:0], using CMDV = 1. The DQ bus supplies the
address, with DQ[20:19] set to 10, to select the SRAM address.
• Cycle 2: The host ASIC floats DQ[71:0] to a three-state condition.
• Cycle 3: The host ASIC keeps DQ[71:0] in a three-state condition.
• Cycle 4: The selected device starts to drive DQ[71:0].
• Cycle 5: The selected device continues to drive DQ[71:0] and drives ACK from High-Z to LOW.
• Cycle 6: The selected device drives the Read address on SADR[N:0] lines (N = 25 for CYNSE10512, 24 for CYNSE10256,
23 for CYNSE10128) and drives ACK HIGH, CE_L LOW, WE_L HIGH, and ALE_L LOW.
• Cycle 7: The selected device drives CE_L, ALE_L, WE_L, and the DQ bus in a three-state condition. It continues to drive ACK
LOW.
At the end of cycle 7, the selected device floats ACK in a three-state condition. A new command can begin.
Document #: 38-02069 Rev. *F
Page 122 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
SRAM
BHI[2:0]
6
3
LHI
Ayama 10000 #0
2
6 5 4 3
Ayama 10000 #1 LHI
2
6 5 4 3
LHI
Ayama 10000 #2
2
LHO[1]
SSF, SSV
DQ[71:0]
CMDV
CMD[10:0]
BHI[2:0]
LHO[1]
BHI[2:0]
LHO[1]
5
4
LHO[1]
BHI[2:0]
1
0
LHO[0]
0
6 5 4 3
2
LHI
Ayama 10000 #3
LHO[0]
1
0
6 5
Ayama 10000 #4
1
0
4
3
LHI
LHO[0]
2 1
LHI
0
6 5
4
LHI
Ayama 10000 #5
LHO[0]
BHI[2:0] 3
2
1
LHI
0
6
5
4
LHI
Ayama 10000 #6
LHO[0]
1
LHI
LHO[0]
1
BHI[2:0] 3
2
0
LHO[0]
BHI[2:0]
BHI[2:0]3
1
0
5 4
LHI
Ayama 10000 #7
2
6
BHO[0]
BHO[1]
BHO[2]
BHO[0]
BHO[1]
BHO[2]
LHO[1] LHO[0]
Figure 6-64. Hardware Diagram of a Block of Eight Devices
Document #: 38-02069 Rev. *F
Page 123 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle
2
cycle
1
cycle
3
cycle
4
cycle
5
cycle
6
cycle
7
CLK2X
PHS_L
CMDV
CMD[1:0]
Read
CMD[10:2]
A
Address
DQ
OE_L
WE_L
CE_L
ALE_L
SADR
ACK
SSV
SSF
B
z
z
z
z
1
z
0
z
0
z
z
z
z
Address
z
1
0
0
z
z
DQ driven by selected Ayama 10000
TLSZ = 01 (binary), HLAT = 000 (binary), LRAM = 0 (binary), LDEV = 0 (binary)
Figure 6-65. SRAM Read of Device #0 in a Block of Eight Devices
Document #: 38-02069 Rev. *F
Page 124 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle
2
cycle
1
cycle
3
cycle
4
cycle
5
cycle
6
CLK2X
PHS_L
CMDV
CMD[1:0]
Read
CMD[10:2]
A
Address
DQ
OE_L
WE_L
B
z
0
1
z
1
CE_L
1
z
1
ALE_L
1
z
z
z
1
SADR
ACK
z
SSV
z
SSF
z
TLSZ = 01 (binary), HLAT = 000 (binary), LRAM = 1 (binary), LDEV = 1 (binary)
Figure 6-66. SRAM Read Timing of Device #7 in a Block of Eight Devices
6.7.3
SRAM Read with a Table of up to 31 Devices
The following explains the SRAM Read operation accomplished through a table of up to 31 devices, using the following parameter:
TLSZ = 10 (binary). The hardware diagram is shown in Figure 6-67. The following assumes that SRAM access is being accomplished through Ayama 10000 device number 0, and that device number 0 is the selected device. Figure 6-68 and Figure 6-69
show the timing diagrams for device number 0 and device number 30, respectively.
• Cycle 1A: The host ASIC applies the Read instruction to CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with
DQ[20:19] set to 10, to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21]
lines. During this cycle, the host ASIC also supplies SADR[25:23] for CYNSE10512, SADR[24:22] for CYNSE10256,
SADR[23:21] for CYNSE10128 on CMD[8:6].
• Cycle 1B: The host ASIC continues to apply the Read instruction to CMD[1:0], using CMDV = 1. The DQ bus supplies the
address, with DQ[20:19] set to 10, to select the SRAM address.
• Cycle 2: The host ASIC floats DQ[71:0] to a three-state condition.
• Cycle 3: The host ASIC keeps DQ[71:0] in a three-state condition.
• Cycle 4: The selected device starts to drive DQ[71:0].
• Cycles 5 to 6: The selected device continues to drive DQ[71:0].
• Cycle 7: The selected device continues to drive DQ[71:0], and drives an SRAM Read cycle.
• Cycle 8: The selected device drives ACK from Z to LOW.
• Cycle 9: The selected device drives ACK to HIGH.
• Cycle 10: The selected device drives ACK from HIGH to LOW.
At the end of cycle 10, the selected device floats ACK to High-Z and a new command can begin.
Document #: 38-02069 Rev. *F
Page 125 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
BHI[2]
BHI[1]
BHI[0]
GND
Block of 8 Ayama 10000s Block 0
(devices 0–7)
BHO[1]
BHO[0]
BHO[2]
SSF, SSV
SRAM
BHI[2]
BHI[1]
BHI[0]
GND
Block of 8 Ayama 10000s Block 1
(devices 8–15)
BHO[2]
BHO[1]
BHO[0]
BHI[2]
BHI[1]
BHI[0] GND
Block of 8 Ayama 10000s Block 2
(devices 16–23)
BHO[2]
BHO[1]
BHO[0]
DQ[71:0]
CMD[10:0], CMDV
BHI[2]
BHI[1]
BHI[0]
Block of 7 Ayama 10000s Block 3
(devices 24–30)
BHO[2]
BHO[1]
BHO[0]
Figure 6-67. Hardware Diagram of 31 Devices Using Four Blocks
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Read
00
CMD[1:0]
CMD[10:2]
A B
Address
DQ
OE_L
WE_L
z
z
CE_L
z
ALE_L
z
SADR[M:0]
z
ACK
SSV
z
z
SSF
1
0
0
Address
z
z
z
z
0
1
0
z
z
DQ driven by the selected Ayama 10000
TLSZ = 10 (binary), HLAT = 010 (binary), LRAM = 0 (binary), LDEV = 0 (binary)
Figure 6-68. SRAM Read of Device #0 in a Bank of 31 Devices
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Document #: 38-02069 Rev. *F
Page 126 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Read
00
CMD[1:0]
CMD[10:2]
A B
Address
DQ
OE_L
WE_L
CE_L
ALE_L
0
1
z
1
1
z
1
1
z
z
1
SADR[M:0]
ACK
z
SSV
0
SSF
0
TLSZ = 10 (binary), HLAT = 010 (binary), LRAM = 1 (binary), LDEV = 1 (binary)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-69. SRAM Read of Device #0 in a Bank of 31 Devices
6.7.4
SRAM Write with a Table of One Device
SRAM Write enables Write access to the off-chip SRAM containing associative data. The latency from the second cycle of the
Write instruction to the appearance of the address on the SRAM bus is the same as Search instruction latency, and will depend
on the TLSZ value parameter programmed in the device configuration register. The following explains the SRAM Write operation
accomplished through a table of only one device with the following parameters: TLSZ = 00 (binary), HLAT = 000 (binary), LRAM
= 1 (binary), and LDEV = 1 (binary). Figure 6-70 shows the timing diagram. For the following description, the selected device
refers to the only device in the table because it is the only device that will be accessed.
• Cycle 1A: The host ASIC applies the Write instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address with
DQ[20:19] set to 10 to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21]
lines. The host ASIC also supplies SADR[25:23] for CYNSE10512, SADR[24:22] for CYNSE10256, SADR[23:21] for
CYNSE10128 on CMD[8:6] in this cycle. Note. CMD[2] must be set to 0 for SRAM Write because burst WRITEs into the SRAM
are not supported.
• Cycle 1B: The host ASIC continues to apply the Write instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the
address with DQ[20:19] set to 10 to select the SRAM address. Note. CMD[2] must be set to 0 for SRAM Write because burst
WRITEs into the SRAM are not supported.
• Cycle 2 and cycle 3: wait states. Data not used by NSE.
At the end of cycle 3, a new command can begin. The Write is a pipelined operation; the Write cycle appears at the SRAM bus,
however, with the same latency as the Search instruction, as measured from the second cycle of the Write command.
Document #: 38-02069 Rev. *F
Page 127 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle
1
cycle
2
cycle
3
cycle
4
cycle
5
cycle
6
CLK2X
PHS_L
CMDV
CMD[1:0]
Write
CMD[10:2]
A
B
Address
DQ
x
1
OE_L
0
WE_L
1
0
CE_L
1
0
ALE_L
1
0
SADR
z
ACK
z
SSV
0
SSF
0
Address
TLSZ = 00 (binary), HLAT = 000 (binary), LRAM = 1 (binary), LDEV = 1 (binary)
Figure 6-70. SRAM Write Access (TLSZ = 00 (binary), HLAT = 000 (binary), LRAM = 1 (binary), LDEV = 1 (binary))
Document #: 38-02069 Rev. *F
Page 128 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.7.5
SRAM Write with a Table of up to Eight Devices
The following explains the SRAM Write operation accomplished through a table(s) of up to eight devices with the following
parameters (TLSZ = 01 (binary)). The hardware diagram for this table is shown in Figure 6-71. The following assumes that SRAM
access is achieved through Ayama 10000 device number 0. Figure 6-72 and Figure 6-73 show the timing diagram for device
number 0 and device number 7, respectively.
SRAM
6
BHI[2:0]
LHO[1]
SSF, SSV
DQ[71:0]
CMDV
CMD[10:0]
BHI[2:0]
3
LHI
Ayama 10000 #0
6
LHO[1]
BHI[2:0]
LHO[1]
5
5
4
4
LHO[1]
BHI[2:0]
2
6 5 4 3
LHI
Ayama 10000 #2
2
1
0
LHO[0]
1
0
6 5 4 3
2
LHI
Ayama 10000 #3
LHO[0]
1
0
6 5
Ayama 10000 #4
1
0
4
3
LHI
LHO[0]
2 1
LHI
0
6 5
4
Ayama 10000 LHI
#5
LHO[0]
BHI[2:0] 3
2
1
LHI
0
6
5
4
LHI
Ayama 10000 #6
LHO[0]
1
LHI
0
LHO[0]
3
LHI
Ayama 10000 #1
BHI[2:0] 3
2
1
LHO[0]
BHI[2:0]
BHI[2:0]3
2
0
5 4
LHI
Ayama 10000 #7
2
6
BHO[0]
BHO[1]
BHO[2]
BHO[0]
BHO[1]
BHO[2]
LHO[1] LHO[0]
Figure 6-71. Hardware Diagram of a Block of Eight Devices
• Cycle 1A: The host ASIC applies the Write instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address with
DQ[20:19] set to 10 to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21]
lines. The host ASIC also supplies SADR[25:23] for CYNSE10512, SADR[24:22] for CYNSE10256, SADR[23:21] for
CYNSE10128 on CMD[8:6] in this cycle. Note. CMD[2] must be set to 0 for SRAM Write because burst WRITEs into the SRAM
are not supported.
Document #: 38-02069 Rev. *F
Page 129 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
• Cycle 1B: The host ASIC continues to apply the Write instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the
address with DQ[20:19] set to 10 to select the SRAM address. Note. CMD[2] must be set to 0 for SRAM Write because burst
WRITEs into the SRAM are not supported.
• Cycle 2: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the Ayama 10000 device.
• Cycle 3: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the Ayama 10000 device.
At the end of cycle 3, a new command can begin. Write is a pipelined operation, but the Write cycle appears at the SRAM bus
with the same latency as that of a Search instruction, as measured from the second cycle of the Write command.
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Write
01
CMD[1:0]
CMD[10:2]
A B
Address
x
DQ
x
z
OE_L
WE_L
z
CE_L
z
ALE_L
z
z
0
0
0
SADR[M:0]
z
ACK
z
SSV
z
SSF
z
Address
z
z
z
z
TLSZ = 01 (binary), HLAT = XXX, LRAM = 0 (binary), LDEV = 0 (binary)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-72. SRAM Write of Device #0 in a Block of Eight Devices
Document #: 38-02069 Rev. *F
Page 130 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Write
01
CMD[1:0]
CMD[10:2]
A B
Address
x
DQ
OE_L
x
0
WE_L
CE_L
ALE_L
0
1
1
z
1
z
1
z
1
1
1
z
SADR[M:0]
ACK
z
SSV
0
SSF
0
TLSZ = 01 (binary), HLAT = XXX, LRAM = 1 (binary), LDEV = 1 (binary)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-73. SRAM Write Timing of Device #7 in Block of Eight Devices
6.7.6
SRAM Write with Table(s) Consisting of up to 31 Devices
The following explains the SRAM Write operation accomplished through a table of up to 31 devices with the following parameter:
TLSZ = 10 (binary). The hardware diagram is shown in Figure 6-74. The following assumes that SRAM access is accomplished
through Ayama 10000 device number 0—the selected device. Figure 6-75 and Figure 6-76 show timing diagrams for device
number 0 and device number 30, respectively.
• Cycle 1A: The host ASIC applies the Write instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address with
DQ[20:19] set to 10 to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the DQ[25:21]
lines. The host ASIC also supplies SADR[25:23] for CYNSE10512, SADR[24:22] for CYNSE10256, SADR[23:21] for
CYNSE10128 on CMD[8:6] in this cycle. Note. CMD[2] must be set to 0 for SRAM Write because burst WRITEs into the SRAM
are not supported.
• Cycle 1B: The host ASIC continues to apply the Write instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the
address with DQ[20:19] set to 10 to select the SRAM address. Note. CMD[2] must be set to 0 for SRAM Write because burst
WRITEs into the SRAM are not supported.
• Cycle 2: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the Ayama 10000 device.
• Cycle 3: The host ASIC continues to drive DQ[71:0]. The data in this cycle is not used by the Ayama 10000 device.
At the end of cycle 3, a new command can begin. The Write is a pipelined operation, but the Write cycle appears at the SRAM
bus with the same latency as that of a Search instruction, as measured from the second cycle of the Write command.
Document #: 38-02069 Rev. *F
Page 131 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
BHI[2]
BHI[1]
BHI[0]
GND
Block of 8 Ayama 10000s Block 0
(devices 0–7)
BHO[1]
BHO[0]
BHO[2]
SSF, SSV
SRAM
BHI[2]
BHI[1]
BHI[0]
GND
Block of 8 Ayama 10000s Block 1
(devices 8–15)
BHO[2]
BHO[1]
BHO[0]
BHI[2]
BHI[1]
BHI[0]
GND
Block of 8 Ayama 10000s Block 2
(devices 16–23)
BHO[2]
BHO[1]
BHO[0]
BHI[2]
BHI[1]
BHI[0]
Block of 7 Ayama 10000s Block 3
(devices 24–30)
BHO[2]
BHO[1]
BHO[0]
DQ[71:0]
CMD[10:0], CMDV
Figure 6-74. Table of 31 Devices (Four Blocks)
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Write
01
CMD[1:0]
CMD[10:2]
A B
Address
x
DQ
OE_L
WE_L
CE_L
ALE_L
z
z
z
z
SADR[M:0]
z
z
z
z
x
0
0
0
Address
z
z
z
z
z
ACK
SSV
SSF
TLSZ = 10 (binary), HLAT = XXX, LRAM = 0 (binary), LDEV = 0 (binary)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-75. SRAM Write of Device #0 in Bank of 31 Devices
Document #: 38-02069 Rev. *F
Page 132 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
1
2
3
4
5
6
7
8
9
10
CLK2X
PHS_L
CMDV
Write
01
CMD[1:0]
CMD[10:2]
A B
Address
x
x
DQ
1
0
OE_L
WE_L
z
z
z
1
CE_L
1
1
ALE_L
0
1
1
1
z
SADR[M:0]
z
ACK
0
SSV
0
SSF
TLSZ = 10 (binary), HLAT = XXX, LRAM = 1 (binary), LDEV = 1 (binary)
M = 25 for CYNSE10512, 24 for CYNSE10256, 23 for CYNSE10128
Figure 6-76. SRAM Write Through Device #30 in Bank of 31 Devices
6.8
Timing Sequences for Back-to-Back Operations
Table 6-14 shows the idle cycle requirements between operations. The operations in the second column represent operations
already performed, and the operations in the first row are those we would like to perform next.
Example calculations:
1. Read after Write: The Write takes two 2 cycles, and one 1 idle cycle is required. Thus if the Write is issued in cycle 1, the Read
cannot be issued until cycle 4. Note, all cycles after an SRAM Read or an NSE Read (blocking) operation are considered
blocked until the ACK signal is returned.
2. Learn from SRR after Search x288, with TLSZ=10 (binary): The Search takes 2 cycles, and (2+TLSZ) idle cycles are required.
Thus if the Search is issued in cycle 1, the Learn cannot be issued until cycle 7.
Table 6-14. Required Idle Cycles Between Commands
# of Cycles
x72/x144 = 1 Cycle
x288 = 2 Cycles
x576 = 4 Cycles
1 Cycle
2 Cycles
x72/x144 = 1 Cycle
x288 = 2 Cycles
x576 = 4 Cycles
OPERATIONS
SEARCH
READ
WRITE
SEARCH
No Wait
READ
WRITE
5
1
5
1
5
1
5
18
1 / 1+TLSZ
5
1
LEARN
1
1
1
1
1
1 Cycle
2 Cycles
SRAM READ
SRAM WRITE
No Wait /
15
2+TLSZ
No Wait
LEARN
SRAM
No Wait /
TLSZ /
16,19
2+TLSZ
17
2+TLSZ
5+TLSZ+HLAT 5+TLSZ+HLAT 5+TLSZ+HLAT 5+TLSZ+HLAT 5+TLSZ+HLAT
1
1
1
1
1
Notes:
15. When the register being read is SSR/SRR and it matches the target location of the previous search, a READ operation cannot be issued for 2+TLSZ idle cycles
to avoid reading the old value. Otherwise there is no idle cycle requirement.
16. In Non-Enhanced Mode there is no idle cycle requirement. In Enhanced Mode, an SRR is updated on a SEARCH miss and is used as the address for the
LEARN. Must wait for 2+TLSZ cycles after the last Search, before issuing a subsequent Learn that uses the same SRR as the last Search.
17. The SRAM operation needs to insert idle cycles to avoid SADR bus contention with previous SEARCH.
18. In non-Enhanced Mode, a WRITE operation updates the NFA register used for LEARN operation. Must wait for 1+TLSZ cycles before issuing LEARN to avoid
learning with the old NFA value.
19. If the Learn is issued 2+TLSZ after the corresponding Search that updated the SRR, the Learn will be issued before the Search result or the updated FULL
signal is returned. If the Search resulted in a hit, the Learn will be suppressed. If there was a miss, but the device is already full, the Learn will also be suppressed.
Document #: 38-02069 Rev. *F
Page 133 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
6.9
Full Signal Timing Diagram
FULL indicates when the array (Non-Enhanced Mode) or selected blocks (Enhanced Mode) is full.
In Non-Enhanced Mode, FULL is valid four CLK1X cycles after the command is issued, regardless of TLSZ and HLAT. At all other
times, FULL maintains its value until another operation changes it.
In Enhanced Mode, FULL is valid when SSV is high. Figure 6-77 is a timing diagram of the FULL signal in Enhanced (top) and
non-Enhanced (bottom) Modes.
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
11
1
2
3
4
5
6
7
8
9
10
12
CLK2X
PHS_L
CMDV
0
10
CMD[1:0]
CMD[10:2]
M-Search1 M-Search3
10
10
10 10
Search2 M-Search2
A B A B A B A B A B
DQ
A
SSV
0
SSF
0
FULL
0
1
Search1
B
C D E F G H
1
0
M-Search2B are full
MiniKey-enabled tables in Search1 and
0
1
0
0
1
Search1 table is full
1
0 1
0
M-Search3 tables
are not full
1
M-Search2 Array 0 table is not full,
Search2 table is not full
Array 1 is full
M-Search1 Array 0 and 1 tables are not full
cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle cycle
11
1
2
3
4
5
6
7
8
9
10
12
CLK2X
PHS_L
CMDV
0
0
1
CMD[1:0]
Search1 Search3 Search5
x72 x72 x144 x72 x144
Search2 Search4
CMD[10:2]
A B A B A B A B A B
DQ
A
SSV
0
SSF
0
FULL
0
B
C D
E
F G
1
0
1
1
0
0
1
1
0
72-bit configured portion of the array is full
144-bit configured portion of the array is not full
Searches 1 and 2 shows
x72 table full
0
Search 5 shows x144
table not full
Search 3 shows x144
table not full
Search 4 shows x72
table full
Figure 6-77. Timing Diagram for Full Signal (TLSZ = 10)
Document #: 38-02069 Rev. *F
Page 134 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
7.0
JTAG (IEEE 1149.1)
The Ayama 10000 device supports the Test Access Port and Boundary Scan Architecture as specified in IEEE JTAG Standard
Number 1149.1. The pin interface to the chip consists of five signals with the standard definitions: TCK, TMS, TDI, TDO, and
TRST_L. Table 7-1 describes the operations that the test access port controller supports, and Table 7-2 describes the TAP Device
ID Register. JTAG can also be reset by driving TMS HIGH, and then holding it for three (3) TCK rising edges.
Note. To disable JTAG functionality, connect the TCK, TMS, and TDI pins to VDDQ through pull-resistors and hold TRST_L Low.
Table 7-1. Supported Operations
Instruction
Type
Description
SAMPLE/PRELOAD
Mandatory Sample/Preload. This operation loads the values of signals going to and from I/O pins
into the boundary scan shift register to provide a snapshot of the normal functional
operation.
EXTEST
Mandatory External Test. This operation uses boundary scan values shifted in from the TAP to test
connectivity external to the device.
BYPASS
Mandatory Bypass. This operation bypasses the device in a JTAG chain by loading a single bit shift
register between TDI and TDO and provides a minimum-length serial path when no test
operation is required.
IDCODE
Optional
Device JTAG ID Code. This operation selects the JTAG Identification register and output
the IDCODE field serially through TDO.
CLAMP
Optional
Output Clamp. This operation drives preset values onto the outputs of the device.
HIGHZ
Optional
High-Z Output. This operation sets the device output signals in high impedance state.
Table 7-2. TAP Device ID Register
Field
Range
Initial Value
Revision
[31:28]
0001
Part Number
[27:12]
0000 0000 0001 0100
Part Number. This is the part number for CYNSE10128.
0000 0000 0001 0101
This is the part number for CYNSE10256.
0000 0000 0001 0110
This is the part number for CYNSE10512.
MFID
[11:1]
000_1101_1100
LSB
[0]
1
Document #: 38-02069 Rev. *F
Description
Revision Number. This is the current device revision number. Numbers
start from one and increment by one for each revision of the device.
Manufacturer ID. This field is the same as the manufacturer ID used in the
TAP controller.
Least Significant Bit.
Page 135 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
8.0
Power Consumption
Figure 8-1 depicts the power consumption of Ayama 10000 devices based on 80% Searches, 50% I/O switching, 10-pF output
load, 1.5V HSTLII VDDQ_ASIC/VDDQ_SRAM, and 1.2V VDD. The power data is with all the blocks in the device active. A device
that operates in Enhanced mode and utilizes Mini-Key may have lower power consumption depending on the configuration.
Ayama10000 Typical Power Consumption
20
18
Power (Watts)
16
14
12
10
8
6
4
2
0
25
50
83
100
133
Operating Frequency (MHz)
Ayama10512
Ayama10256
Ayama10128
Figure 8-1. Typical Power Consumption of Ayama 10000
Note: These values were determined through our power estimation model. Please contact Cypress to get an application specific
power estimation.
Document #: 38-02069 Rev. *F
Page 136 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
9.0
Electrical Specifications
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature: –65°C to +125°C
Ambient Temperature with Power Applied: –55°C to +112°C (QJA = 1.2 °C/W)
Maximum Junction Temperature: 125°C
Static Discharge Voltage (per JEDEC EIA./JESD22-A114A): >2000V
Latch-up Current: > 500 mA
Table 9-1. DC Electrical Characteristics for Ayama 10000
VDDQ = 1.5V
Parameter
Description
VDDQ = 1.8V
VDDQ = 2.5V
Conditions
Min.
Max.
Min.
Max.
Min.
Max.
Unit
ILI
Input leakage current
VDDQ = VDDQ Max.,
VIN = 0 to VDDQ Max.
–10
10
–10
10
–10
10
µA
ILO
Output leakage current[25] VDDQ = VDDQ Max.,
VIN = 0 to VDDQ Max.
–10
10
–10
10
–10
10
µA
VIL
Input LOW voltage[21]
–0.3
VREF –
0.1
-0.3
0.35
VDDQ
–0.3
0.7
V
VIH
Input HIGH voltage[20]
VREF +
0.1
VDDQ +
0.3
0.65
VDDQ
VDDQ +
0.3
1.7
VDDQ +
0.3
V
VOL
Output LOW voltage
VDDQ = VDDQ Min.,
IOL = 2 mA
0.7
V
VOH
Output HIGH voltage
VDDQ = VDDQ Min.,
IOH = 2 mA
ICC
CYNSE10000 Operating The operating current for NSE devices is highly application dependent, and can vary
Current
widely due to a number of system configurations. Please contact Cypress and provide
system characteristics to receive application specific values.
Parameter
0.4
VDDQ –
0.4
0.45
VDDQ –
0.45
Description
CIN[22]
Input capacitance
COUT[23]
Output capacitance
1.7
V
Max.
Unit
6 / 12[24]
pF
6
pF
Table 9-2. Operating Conditions for Ayama 10000
Description
Min.
Typ.
Max.
Unit
VDDQ = 2.5V
Parameter
Operating voltage for I/O (2.5V LVCMOS)
2.3
2.5
2.7
V
VDDQ = 1.8V
Operating voltage for I/O (1.8V LVCMOS)
1.65
1.8
1.95
V
VDDQ = 1.5V
Operating voltage for I/O (HSTLI/II)
1.4
1.5
1.6
V
VREF
Reference voltage for I/O (HSTLI/II)
0.68
0.75
0.9
V
VDD
Operating supply voltage
1.14
1.2
1.26
V
TA
Ambient operating temperature (C)
0
70
°C
Ambient operating temperature (I)
–40
85
°C
Notes:
20. Maximum allowable applies to overshoot only.
21. Minimum allowable applies to undershoot only.
22. f = 1 MHz, VIN = 0 V.
23. f = 1 MHz, VOUT = 0 V.
24. CMD bus signals has an input capacitance of 12pF, VREF 30pF, and all others 6pF
25. Output leakage current does not cover cascade (LHO, BHO, FULO) signals because these are always driven
and are not measurable
Document #: 38-02069 Rev. *F
Page 137 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
10.0
10.1
AC Timing Parameters, Waveforms and Test Conditions
AC Timing Parameters and Waveforms with CLK2X
Table 10-1. AC Timing Parameters with CLK2X
Ayama 10000083
Parameter
Description
fCLOCK
CLK2X frequency
tLOCK
PLL lock time
Ayama 10000100
Ayama 10000133
Min.
Max.
Min.
Max.
Min.
Max.
Unit
100
166
100
200
100
266
MHz
0.5
ms
0.5
0.5
tCKHI
CLK2X HIGH pulse
[23]
2.4
2.0
1.5
ns
tCKLO
CLK2X LOW pulse[23]
2.4
2.0
1.5
ns
1.8
1.5
1.0
ns
0.6
0.5
0.3
ns
[23]
tISCH
Input set-up time to CLK2X rising edge
tIHCH
Input hold time to CLK2X rising edge[23]
tICSCH
Cascaded input set-up time to CLK2X rising
edge[24, 27]
tICSCH_HIT
LHI, BHI signals
4.5
4
3.5
ns
tICSCH_FUL
FULI signals
1.8
1.5
1
ns
tICHCH
Cascaded input hold time to CLK2X rising
edge[24, 27]
tICHCH_HIT
LHI, BHI signals
tICHCH_FUL
FULI signals
tCKHOV
0
0
0
ns
0.8
0.7
0.5
ns
Rising edge of CLK2X to cascade output valid[27,
28]
tCKHOV_HIT
LHO, BHO signals
tCKHOV_FUL
FULO signals
3.9
3.4
2.5
ns
7
6.5
6
ns
tCKCOH
Rising edge of CLK2X to cascade output invalid
(output hold)[30]
tCKCOH_HIT
LHO, BHO signals
0.75
0.75
0.75
ns
tCKCOH_FUL
FULO signals
1.2
1.2
1
ns
tCKHOVFE
Rising edge of CLK2X to FULL signal valid
(Enhanced mode)
tCKHOV_FNE
Rising edge of CLK2X to FULL signal valid (NonEnhanced mode)
tCKCOHFE
Rising edge of CLK2X to FULL invalid (Enhanced
mode)[30]
0.75
0.75
0.75
ns
tCKCOH_FNE
Rising edge of CLK2X to FULL invalid (NonEnhanced mode)[30]
1.2
1.2
1
ns
tCKHDV
Rising edge of CLK2X to DQ valid[26]
tCKHDZ
Rising edge of CLK2X to DQ High-Z[26, 30]
tCKHSV
Rising edge of CLK2X to SRAM bus valid[26]
tCKHSHZ
Rising edge of CLK2X to SRAM bus High-Z[26, 30]
tCKHSLZ
Rising edge of CLK2X to SRAM bus Low-Z[26, 30]
2.2
1.9
1.9
ns
tOH
Rising edge of CLK2X to DQ or SRAM bus invalid
(output hold)
0.5
0.5
0.75
ns
tRSTL
Minimum LOW pulse width for RST_L
100
100
100
us
3.2
3
2.5
ns
7
6.5
6
ns
3.5
0.5
1.8
0.5
1.8
3.0
0.5
1.8
0.5
1.8
3.5
2.5
ns
0.5
1.8
ns
2.5
ns
0.5
1.8
ns
3.0
Notes:
26. Values are based on 50% signal levels.
27. Values are based on 50% signal levels and a 50%/50% duty cycle of CLK1X/CLK2X.
28. Based on an AC load of 6 pF.
29. Cascade signals only transition on CLK2X Cycle A rising edge
30. Based on an AC load of 30 pF. This parameter is guaranteed by design and is not production tested.
Document #: 38-02069 Rev. *F
Page 138 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
CLK2X
tIHCH
tISCH
PHS_L
Signal t
Group 1A ISCH
tIHCH
tISCH
tIHCH
Signal t
Group 1B ISCH
tIHCH
tICHCH*
Signal
Group 2
Signal
Group 3
tICSCH*
tCKHOV*
tCKHOV*
tCKHSHZ
Signal
Group 4
tCKHSLZ
tCKHSV
tCKHSHZ
tOH
Signal
Group 4
(multisearch)
tCKHSLZ
tCKHSV
tCKHSV
tCKHDZ
Signal
Group 5
tCKHDV, tCKHOVFE
Signal Group 1A: DQ, CMD
Signal Group 1B: CMDV
Signal Group 2: LHI, BHI, FULI
Signal Group 3: LHO, BHO, FULO, FULL (Non-Enhanced mode)
Signal Group 4: SADR, CE_L, OE_L, WE_L, ALE_L, SSF, SSV
Signal Group 5: DQ, ACK, EOT, PAR, MULTI_HIT, FULL (Enhanced mode)
Figure 10-1. AC Timing Wave Forms with CLK2X
Document #: 38-02069 Rev. *F
Page 139 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
10.2
AC Timing Parameters and Waveforms with CLK1X
Table 10-2. AC Timing Parameters with CLK1X
Ayama 10000083
Parameter
Description
Ayama 10000100
Ayama 10000133
Min.
Max.
Min.
Max.
Min.
Max.
Unit
50
83
50
100
50
133
MHz
0.5
ms
fCLOCK
CLK1X frequency
tLOCK
PLL lock time
tCKHI
CLK1X HIGH pulse; worst-case duty cycle[23]
5.4
4.5
3.4
ns
[23]
0.5
0.5
tCKLO
CLK1X LOW pulse; worst-case duty cycle
5.4
4.5
3.4
ns
tISCH
Input set-up time to CLK1X edge[23]
1.8
1.5
1.0
ns
0.6
0.5
0.3
ns
[23]
tIHCH
Input hold time to CLK1X edge
tICSCH
Cascaded input set-up time to CLK1X rising
edge[24, 27]
tICSCH_HIT
LHI, BHI signals
4.5
4
3.5
ns
tICSCH_FUL
FULI signals
1.8
1.5
1
ns
tICHCH
Cascaded input hold time to CLK1X rising edge[24,
0
0
0
ns
0.8
0.7
0.5
ns
27]
tICHCH_HIT
LHI, BHI signals
tICHCH_FUL
FULI signals
tCKHOV
Edge of CLK1X to cascade output valid[27, 28]
tCKHOV_HIT
LHO, BHO signals
tCKHOV_FUL
FULO signals
tCKCOH
Edge of CLK1X to cascade output invalid (output
hold)[30]
3.9
3.4
2.5
ns
7
6.5
6
ns
tCKCOH_HIT
LHO, BHO signals
0.75
0.75
0.75
ns
tCKCOH_FUL
FULO signals
1.2
1.2
1
ns
tCKHOVFE
Edge of CLK1X to FULL signal valid (Enhanced
mode)
tCKHOV_FNE
Rising edge of CLK1X to FULL signal valid (NonEnhanced mode)
tCKCOHFE
Edge of CLK1X to FULL invalid (Enhanced
mode)[30]
0.75
0.75
0.75
ns
tCKCOH_FNE
Rising edge of CLK1X to FULL invalid (NonEnhanced mode)[30]
1.2
1.2
1
ns
tCKHDV
Rising edge of CLK1X to DQ valid[24]
tCKHDZ
Rising edge of CLK1X to DQ High-Z[28]
tCKHSV
Edge of CLK1X to SRAM bus valid.[24]
tCKHSHZ
Edge of CLK1X to SRAM bus high-Z.[28]
0.5
tCKHSLZ
Edge of CLK1X to SRAM bus LOW-Z.[28]
1.9
1.9
1.9
ns
tOH
Rising edge of CLK1X to DQ or SRAM bus invalid
(output hold)
0.5
0.5
0.75
ns
tRSTL
Minimum LOW pulse width for RST_L
100
100
100
us
Document #: 38-02069 Rev. *F
3.2
3
2.5
ns
7
6.5
6
ns
3.5
0.5
1.8
3.0
0.5
1.8
0.5
1.8
3.5
1.8
2.5
ns
0.5
1.8
ns
2.5
ns
0.5
1.8
ns
3.0
Page 140 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 10-3. JTAG Timing Parameters
Ayama 10000083
Parameter
Description
Min.
Max.
Ayama 10000100
Min.
Max.
Ayama 10000133
Min.
Max.
Unit
10
MHz
fJTAG
Maximum JTAG TAP Controller Frequency
tTCYC
TCK Clock Cycle Time
100
100
100
ns
tIH
TCK Clock HIGH Time
40
40
40
ns
tTL
TCK Clock LOW Time
40
40
40
ns
tTMSS
TMS Set-up to TCK Clock Rise
10
10
10
ns
tTMSH
TMS Hold After TCK Clock Rise
10
10
10
ns
tTDIS
TDI Set-up to TCK Clock Rise
10
10
10
ns
tTDIH
TDI Hold After TCK Clock Rise
10
10
10
ns
tTDOV
TCK Clock LOW to TDO Valid
10
10
10
ns
tTDOX
TCK Clock LOW to TDO Invalid
10
10
10
ns
Document #: 38-02069 Rev. *F
10
10
Page 141 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
CLK1X
tISCH
Signal
Group 1A
tISCH
tIHCH
Signal
Group 1B
tIHCH
tISCH
tIHCH
tICHCH*
Signal
Group 2
Signal
Group 3
tCKHOV*
tICSCH*
tCKHOV*
tCKHSLZ
tCKHSHZ
Signal
Group 4
tCKHSV
tCKHSHZ
tOH
Signal
Group 4
(multisearch)
tCKHSLZ
tCKHSV
Signal
Group 5
tCKHSV
tCKHDZ
tCKHDV, tCKHOVFE
Signal Group 1A: DQ, CMD
Signal Group 1B: CMDV
Signal Group 2: LHI, BHI, FULI
Signal Group 3: LHO, BHO, FULO, FULL (Non-Enhanced)
Signal Group 4: SADR, CE_L, OE_L, WE_L, ALE_L, SSF, SSV
Signal Group 5: DQ, ACK, EOT, MULTI_HIT, PAR, FULL (Enhanced)
Figure 10-2. AC Timing Wave Forms with CLK1X
Document #: 38-02069 Rev. *F
Page 142 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
10.3
AC Test Conditions and Output Loads
The following test conditions are the equivalent of the actual tester measurement condition. The effect of transmission line is
removed from the results.
10.3.1
LVCMOS 2.5V/1.8V
Table 10-4. 2.5V / 1.8V AC Table for LVCMOS Test Condition of Ayama 10000
Conditions
Results
Input pulse levels
GND to 2.5V / 1.8V
Input rise and fall times measured for 2.5V LVCMOS at 0.25V and 2.25V
≤ 1.2 ns (see Figure 10-3)
Input rise and fall times measured for 1.8V LVCMOS at 0.18V and 1.98V
≤ 1.2 ns (see Figure 10-3)
Input timing reference levels (2.5V / 1.8V)
1.25V / 0.9V
Output reference levels (2.5V / 1.8V)
1.25V / 0.9V
+2.5V / +1.8V
90%
90%
10%
10%
GND
Figure 10-3. LVCMOS I/O Input Waveform
50Ω
DOUT
VL = 1/2 * VDDQ
6pF
Figure 10-4. Test Condition of 2.5V LVCMOS I/O Output Load Equivalent
VDDQ = 2.5V
479Ω
DOUT
523Ω
6 pF
For high-Z
Figure 10-5. Test Condition of 2.5V High-Z LVCMOS I/O Output Load Equivalent
VDDQ = 1.8V
470Ω
DOUT
For high-Z
470Ω
6 pF
Figure 10-6. Test Condition of 1.8V High-Z LVCMOS I/O Output Load Equivalent
Document #: 38-02069 Rev. *F
Page 143 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
10.3.2
HSTL I/II
Table 10-5. 1.5V AC Table for HSTL Test Condition of Ayama 10000
Conditions
Results
Input pulse levels
0.25 to 1.25V
Input rise and fall times measured at 20% and 80% of input pulse
Faster than 1 V/ns (see Figure 10-7)
Input timing reference levels
0.75V
Output reference levels
0.75V
+1.25V
80%
80%
20%
20%
0.25V
Figure 10-7. HSTL I/II I/O Input Waveform
50 Ω
VL = 1/2 * VDDQ
DOUT
6pF
Figure 10-8. Test Condition of HSTL I I/O Output Load Equivalent
25 Ω
VL = 1/2 * VDDQ
DOUT
6pF
Figure 10-9. Test Condition of HSTL II I/O Output Load Equivalent
VDDQ = 1.5V
479Ω
DOUT
For high-Z
523Ω
6 pF
Figure 10-10. Test Condition of HSTLI/II I/O High-Z Output Load Equivalent
Document #: 38-02069 Rev. *F
Page 144 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
11.0
Pin Assignment and Pinout Diagram
Figure 11-1 shows the pinout diagram and Table 11-1 lists the pins assignment for Ayama 10000.
AF
AE
AC
AB
AA
Y
V
U
T
R
P
N
L
K
J
H
G
F
E
D
C
B
A
1
NC
VSS
RS T _L
AD
VSS
FULL
FULO[ 1]
FULI [ 6 ]
V DDQ_A
W
FULI [ 2 ]
FULI [ 0 ]
B HO[ 2 ]
V DDQ_A
B HO[ 0 ]
B HI [ 1]
V DDQ_A
M
LHO[ 0 ]
LHI [ 6 ]
LHI [ 2 ]
LHI [ 0 ]
I D[ 3 ]
I D[ 1]
I D[ 0 ]
T RS T _L
T CK
T DI
NC
1
2
NC
VSS
V DDQ_A
E OT
A CK
A S I CS E L
FULO[ 0 ]
FULI [ 5 ]
FULI [ 3 ]
V DDQ_A
VSS
B HO[ 1]
M ULT I _HI T
B HI [ 2 ]
B HI [ 0 ]
LHO[ 1]
LHI [ 4 ]
LHI [ 3 ]
LHI [ 1]
I D[ 4 ]
I D[ 2 ]
V DDQ_J
T DO
TM S
VSS
DQ[ 7 1]
2
V DDQ_A P A RE RR_L
V DD
V DD
V DD
V DD
V DD
DQ[ 6 9 ]
V DDQ_A
3
VSS
VSS
VSS
VSS
V DD
DQ[ 6 5 ]
DQ[ 6 7 ]
4
3
DQ[ 6 8 ]
DQ[ 7 0 ]
V DD
V DD
V DD
V DD
V DD
NC
FULI [ 4 ]
FULI [ 1]
V DD
V DD
V DD
V DD
V DD
V DD
LHI [ 5 ]
4
DQ[ 6 6 ]
V DDQ_A
V DD
VSS
VSS
VSS
VSS
VSS
VSS
VSS
V DD
V DD
V DD
V DD
V DD
V DD
VSS
VSS
VSS
5
DQ[ 6 2 ]
DQ[ 6 4 ]
V DD
VSS
VSS
V DD
DQ[ 6 1]
DQ[ 6 3 ]
5
6
V DDQ_A
DQ[ 6 0 ]
V DD
VSS
VSS
V DD
DQ[ 5 9 ]
V DDQ_A
6
7
DQ[ 5 6 ]
DQ[ 5 8 ]
V DD
VSS
VSS
V DD
DQ[ 5 5 ]
DQ[ 5 7 ]
7
8
DQ[ 5 2 ]
DQ[ 5 4 ]
HS V RE F0
VSS
VSS
HS V RE F1
V DDQ_A
DQ[ 5 3 ]
8
9
DQ[ 4 8 ]
DQ[ 5 0 ]
V DDQ_A
VSS
VSS
DQ[ 4 9 ]
DQ[ 4 7 ]
DQ[ 5 1]
9
V DDQ_A
DQ[ 4 4 ]
DQ[ 4 6 ]
VSS
VSS
V DDQ_A
DQ[ 4 5 ]
DQ[ 4 3 ]
10
10
11
DQ[ 4 0 ]
DQ[ 4 2 ]
V DD
V DD
VSS
VSS
VSS
VSS
VSS
VSS
V DD
V DD
DQ[ 3 9 ]
DQ[ 4 1]
11
12
DQ[ 3 6 ]
DQ[ 3 8 ]
V DD
V DD
VSS
VSS
VSS
VSS
VSS
VSS
V DD
V DD
V DDQ_A
DQ[ 3 7 ]
12
13
DQ[ 3 4 ]
V DDQ_A
V DD
V DD
VSS
VSS
VSS
VSS
VSS
VSS
V DD
V DD
DQ[ 3 3 ]
DQ[ 3 5 ]
13
14
DQ[ 3 0 ]
DQ[ 3 2 ]
V DD
V DD
VSS
VSS
VSS
VSS
VSS
VSS
V DD
V DD
DQ[ 2 9 ]
DQ[ 3 1]
14
15
V DDQ_A
DQ[ 2 8 ]
V DD
V DD
VSS
VSS
VSS
VSS
VSS
VSS
V DD
V DD
DQ[ 2 7 ]
V DDQ_A
15
16
DQ[ 2 4 ]
DQ[ 2 6 ]
V DD
V DD
VSS
VSS
VSS
VSS
VSS
VSS
V DD
V DD
DQ[ 2 3 ]
DQ[ 2 5 ]
16
17
DQ[ 2 2 ]
V DDQ_A
DQ[ 2 0 ]
VSS
VSS
DQ[ 19 ]
V DDQ_A
DQ[ 2 1]
17
18
DQ[ 14 ]
DQ[ 18 ]
DQ[ 16 ]
VSS
VSS
DQ[ 13 ]
DQ[ 15 ]
DQ[ 17 ]
18
19
V DDQ_A
DQ[ 12 ]
P A R[ 0 ]
VSS
VSS
P A R[ 1]
DQ[ 11]
V DDQ_A
19
2 0
DQ[ 8 ]
DQ[ 10 ]
V DD
VSS
VSS
V DD
DQ[ 7 ]
DQ[ 9 ]
2 0
V DD
V DDQ_A
DQ[ 5 ]
2 1
V DD
DQ[ 1]
DQ[ 3 ]
2 2
2 1
DQ[ 4 ]
DQ[ 6 ]
V DD
VSS
2 2
DQ[ 2 ]
V DDQ_A
V DD
VSS
HI GH_S P E E D
VSS
2 3
SSV
DQ[ 0 ]
V DD
VSS
VSS
VSS
VSS
VSS
VSS
V S S _P LL
V DD
V DD
V DD
V DD
V DD
V DD
2 4
SSF
V DDQ_A
V DD
V DD
V DD
V DD
V DD
S A DR[ 2 4 ]
CE _L
OE _L
V DD_P LL
V DD
V DD
V DD
V DD
V DD
2 5
CM D[ 10 ]
VSS
CM D[ 8 ]
CM D[ 6 ]
CM D[ 5 ]
CM D[ 3 ]
CM D[ 1]
CM DV
V DDQ_S
V DDQ_S
S A DR[ 15 ]
2 6
CM D[ 9 ]
NC
CM D[ 7 ]
V DD_A
CM D[ 4 ]
CM D[ 2 ]
CM D[ 0 ]
A LE _L
WE _L
AF
AE
AD
AC
AB
AA
Y
W
V
P HS _L
CLK _M ODE S A DR[ 2 2 ] S A DR[ 2 1] S A DR[ 19 ]
LK 1X / CLK 2 S A DR[ 2 3 ]
U
T
VSS
VSS
VSS
S A DR[ 13 ] S A DR[ 11] S A DR[ 2 5 ]
VSS
VSS
VSS
V DD
VSS
VSS
2 3
V DD
V DD
V DD
V DD
CFG_L
S RA M S E L
2 4
S A DR[ 12 ]
V DDQ_S
S A DR[ 8 ]
S A DR[ 6 ]
S A DR[ 5 ]
S A DR[ 3 ]
S A DR[ 1]
VSS
V DDQ_S S A DR[ 2 0 ] S A DR[ 18 ] S A DR[ 17 ] S A DR[ 16 ] S A DR[ 14 ] S A DR[ 10 ]
S A DR[ 9 ]
S A DR[ 7 ]
V DDQ_S
S A DR[ 4 ]
S A DR[ 2 ]
V DDQ_S
S A DR[ 0 ]
NC
H
G
E
D
C
B
A
R
P
N
M
L
V DDQ_S
VSS
V DD
K
J
F
GH_S P E E D 2 5
2 6
Figure 11-1. Pinout Diagram (Top View)
Document #: 38-02069 Rev. *F
Page 145 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 11-1. Pin Assignment
Package Ball
Number
Signal Name
Signal Type
Package Ball
Number
Signal Name
Signal Type
A1
NC
NO CONNECT
AA26
CMD[2]
INPUT
A10
DQ[43]
I/O
AA3
VDD
1.2V
A11
DQ[41]
I/O
AA4
VSS
GND
A12
DQ[37]
I/O
AB1
FULL
OUTPUT-T
A13
DQ[35]
I/O
AB2
ACK
OUTPUT-T
A14
DQ[31]
I/O
AB23
VSS
GND
A15
VDDQ_ASIC
1.5V/1.8V/2.5V
AB24
VDD
1.2V
A16
DQ[25]
I/O
AB25
CMD[5]
INPUT
A17
DQ[21]
I/O
AB26
CMD[4]
INPUT
A18
DQ[17]
I/O
AB3
VDD
1.2V
A19
VDDQ_ASIC
1.5V/1.8V/2.5V
AB4
VSS
GND
A2
DQ[71]
I/O
AC1
VSS
GND
A20
DQ[09]
I/O
AC10
VSS
GND
A21
DQ[05]
I/O
AC11
VDD
1.2V
A22
DQ[03]
I/O
AC12
VDD
1.2V
A23
VSS
GND
AC13
VDD
1.2V
A24
SRAMSEL
VDDQ_SRAM/VSS
AC14
VDD
1.2V
A25
HIGH_SPEED1
INPUT
AC15
VDD
1.2V
A26
NC
NO CONNECT
AC16
VDD
1.2V
A3
VDDQ_ASIC
1.5V/1.8V/2.5V
AC17
VSS
GND
A4
DQ[67]
I/O
AC18
VSS
GND
A5
DQ[63]
I/O
AC19
VSS
GND
A6
VDDQ_ASIC
1.5V/1.8V/2.5V
AC2
EOT
OUTPUT-T
A7
DQ[57]
I/O
AC20
VSS
GND
A8
DQ[53]
I/O
AC21
VSS
GND
A9
DQ[51]
I/O
AC22
VSS
GND
AA1
FULO[1]
OUTPUT-T
AC23
VSS
GND
AA2
ASICSEL
VDDQ_ASIC/VSS
AC24
VDD
1.2V
AA23
VSS
GND
AC25
CMD[6]
INPUT
AA24
VDD
1.2
AC26
VDDQ_ASIC
1.5V/1.8V/2.5V
AA25
CMD[3]
INPUT
AC3
VDD
1.2V
AC4
VSS
GND
AE10
DQ[44]
I/O
AC5
VSS
GND
AE11
DQ[42]
I/O
AC6
VSS
GND
AE12
DQ[38]
I/O
AC7
VSS
GND
AE13
VDDQ_ASIC
1.5V/1.8V/2.5V
AC8
VSS
GND
AE14
DQ[32]
I/O
AC9
VSS
GND
AE15
DQ[28]
I/O
AD1
RST_L
INPUT
AE16
DQ[26]
I/O
AD10
DQ[46]
I/O
AE17
VDDQ_ASIC
1.5V/1.8V/2.5V
AD11
VDD
1.2V
AE18
DQ[18]
I/O
AD12
VDD
1.2V
AE19
DQ[12]
I/O
AD13
VDD
1.2V
AE2
VSS
GND
AD14
VDD
1.2V
AE20
DQ[10]
I/O
Document #: 38-02069 Rev. *F
Page 146 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 11-1. Pin Assignment (continued)
Package Ball
Number
Signal Name
Signal Type
Package Ball
Number
Signal Name
Signal Type
AD15
VDD
1.2V
AE21
DQ[06]
I/O
AD16
VDD
1.2V
AE22
VDDQ_ASIC
1.5V/1.8V/2.5V
AD17
DQ[20]
I/O
AE23
DQ[00]
I/O
AD18
DQ[16]
I/O
AE24
VDDQ_ASIC
1.5V/1.8V/2.5V
AD19
PAR[0]
I/O
AE25
VSS
GND
AD2
VDDQ_ASIC
1.5V/1.8V/2.5V
AE26
NC
NO CONNECT
AD20
VDD
1.2V
AE3
DQ[70]
I/O
AD21
VDD
1.2V
AE4
VDDQ_ASIC
1.5V/1.8V/2.5V
AD22
VDD
1.2V
AE5
DQ[64]
I/O
AD23
VDD
1.2V
AE6
DQ[60]
I/O
AD24
VDD
1.2V
AE7
DQ[58]
I/O
AD25
CMD[8]
INPUT
AE8
DQ[54]
I/O
AD26
CMD[7]
INPUT
AE9
DQ[50]
I/O
AD3
VDD
1.2V
AF1
NC
NO CONNECT
AD4
VDD
1.2V
AF10
VDDQ_ASIC
1.5V/1.8V2.5V
AD5
VDD
1.2V
AF11
DQ[40]
I/O
AD6
VDD
1.2V
AF12
DQ[36]
I/O
AD7
VDD
1.2V
AF13
DQ[34]
I/O
AD8
HSVREF0
INPUT
AF14
DQ[30]
I/O
AD9
VDDQ_ASIC
1.5V/1.8V/2.5V
AF15
VDDQ_ASIC
1.5V/1.8V2.5V
AE1
VSS
GND
AF16
DQ[24]
I/O
AF17
DQ[22]
I/O
B23
VSS
GND
AF18
DQ[14]
I/O
B24
CFG_L
INPUT
AF19
VDDQ_ASIC
1.5V/1.8V/2.5V
B25
VSS
GND
AF2
NC
NO CONNECT
B26
SADR[0]
OUTPUT-T
AF20
DQ[08]
I/O
B3
DQ[69]
I/O
AF21
DQ[04]
I/O
B4
DQ[65]
I/O
AF22
DQ[02]
I/O
B5
DQ[61]
I/O
AF23
SSV
OUTPUT-T
B6
DQ[59]
I/O
AF24
SSF
OUTPUT-T
B7
DQ[55]
I/O
AF25
CMD[10]
INPUT
B8
VDDQ_ASIC
1.5V/1.8V2.5V
AF26
CMD[9]
INPUT
B9
DQ[47]
I/O
AF3
DQ[68]
I/O
C1
TCK
INPUT
AF4
DQ[66]
I/O
C10
VDDQ_ASIC
1.5V/1.8V2.5V
AF5
DQ[62]
I/O
C11
VDD
1.2V
AF6
VDDQ_ASIC
1.5V/1.8V/2.5V
C12
VDD
1.2V
AF7
DQ[56]
I/O
C13
VDD
1.2V
AF8
DQ[52]
I/O
C14
VDD
1.2V
AF9
DQ[48]
I/O
C15
VDD
1.2V
B1
TDI
INPUT
C16
VDD
1.2V
B10
DQ[45]
I/O
C17
DQ[19]
I/O
B11
DQ[39]
I/O
C18
DQ[13]
I/O
B12
VDDQ_ASIC
1.5V/1.8V/2.5V
C19
PAR[1]
I/O
Document #: 38-02069 Rev. *F
Page 147 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 11-1. Pin Assignment (continued)
Package Ball
Number
Signal Name
Signal Type
Package Ball
Number
Signal Name
Signal Type
B13
DQ[33]
I/O
C2
TMS
INPUT
B14
DQ[29]
I/O
C20
VDD
1.2V
B15
DQ[27]
I/O
C21
VDD
1.2V
B16
DQ[23]
I/O
C22
VDD
1.2V
B17
VDDQ_ASIC
1.5V/1.8V/2.5V
C23
VDD
1.2V
B18
DQ[15]
I/O
C24
VDD
1.2V
B19
DQ[11]
I/O
C25
SADR[1]
OUTPUT-T
B2
VSS
GND
C26
VDDQ_SRAM
1.5V/1.8V/2.5V
B20
DQ[7]
I/O
C3
VDD
1.2V
B21
VDDQ_ASIC
1.5V/1.8V/2.5V
C4
VDD
1.2V
B22
DQ[1]
I/O
C5
VDD
1.2V
C6
VDD
1.2V
E24
VDD
1.2V
C7
VDD
1.2V
E25
SADR[5]
OUTPUT-T
C8
HSVREF1
INPUT
E26
SADR[4]
OUTPUT-T
C9
DQ[49]
I/O
E3
VDD
1.2V
D1
TRST_L
INPUT
E4
VSS
GND
D10
VSS
GND
F1
ID[1]
INPUT
D11
VDD
1.2V
F2
ID[2]
INPUT
D12
VDD
1.2V
F23
VSS
GND
D13
VDD
1.2V
F24
VDD
1.2V
D14
VDD
1.2V
F25
SADR[6]
OUTPUT-T
D15
VDD
1.2V
F26
VDDQ_SRAM
1.5V/1.8V/2.5V
D16
VDD
1.2V
F3
VDD
1.2V
D17
VSS
GND
F4
VSS
GND
D18
VSS
GND
G1
ID[3]
INPUT
D19
VSS
GND
G2
ID[4]
INPUT
D2
TDO
OUTPUT-T
G23
VSS
GND
D20
VSS
GND
G24
VDD
1.2V
D21
HIGH_SPEED2
INPUT
G25
SADR[8]
OUTPUT-T
D22
VSS
GND
G26
SADR[7]
OUTPUT-T
D23
VSS
GND
G3
VDD
1.2V
D24
VDD
1.2V
G4
VSS
GND
D25
SADR[3]
OUTPUT-T
H1
LHI[0]
INPUT
D26
SADR[2]
OUTPUT-T
H2
LHI[1]
INPUT
D3
VDD
1.2V
H23
VSS
GND
[31]
D4
VSS
GND
H24
SADR[25]
D5
VSS
GND
H25
VDDQ_SRAM
OUTPUT-T
1.5V/1.8V/2.5V
D6
VSS
GND
H26
SADR[9]
OUTPUT-T
D7
VSS
GND
H3
PARERR_L
OUTPUT-Open
Drain
D8
VSS
GND
H4
VSS
GND
D9
VSS
GND
J1
LHI[2]
INPUT
E1
ID[0]
INPUT
J2
LHI[3]
INPUT
E2
VDDQ_JTAG
2.5V
J23
VSS
GND
Document #: 38-02069 Rev. *F
Page 148 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 11-1. Pin Assignment (continued)
Package Ball
Number
Signal Name
Signal Type
Package Ball
Number
Signal Name
Signal Type
E23
VSS
GND
J24
SADR[11]
OUTPUT-T
J25
SADR[12]
OUTPUT-T
M2
BHI[0]
INPUT
J26
SADR[10]
OUTPUT-T
M23
VDD
1.2V
J3
VDDQ_ASIC
1.5V/1.8V/2.5V
M24
VDD
1.2V
J4
VSS
GND
M25
VDDQ_SRAM
1.5V/1.8V/2.5V
K1
LHI[6]
INPUT
M26
SADR[17]
OUTPUT-T
K2
LHI[4]
INPUT
M3
VDD
1.2V
K23
VSS
GND
M4
VDD
1.2V
K24
SADR[13]
OUTPUT-T
N1
BHI[1]
INPUT
K25
VDDQ_SRAM
1.5V/1.8V/2.5V
N11
VSS
GND
K26
SADR[14]
OUTPUT-T
N12
VSS
GND
K3
LHI[5]
INPUT
N13
VSS
GND
K4
VSS
GND
N14
VSS
GND
L1
LHO[0]
OUTPUT-T
N15
VSS
GND
L11
VSS
GND
N16
VSS
GND
L12
VSS
GND
N2
BHI[2]
INPUT
L13
VSS
GND
N23
VDD
1.2V
L14
VSS
GND
N24
VDD
1.2V
L15
VSS
GND
N25
SADR[19]
OUTPUT-T
L16
VSS
GND
N26
SADR[18]
OUTPUT-T
L2
LHO[1]
OUTPUT-T
N3
VDD
1.2V
L23
VDD
1.2V
N4
VDD
1.2V
L24
VDD
1.2V
P1
BHO[0]
OUTPUT-T
L25
SADR[15]
OUTPUT-T
P11
VSS
GND
L26
SADR[16]
OUTPUT-T
P12
VSS
GND
L3
VDD
1.2V
P13
VSS
GND
L4
VDD
1.2V
P14
VSS
GND
M1
VDDQ_ASIC
1.5V/1.8V/2.5V
P15
VSS
GND
M11
VSS
GND
P16
VSS
GND
M12
VSS
GND
P2
MULTI_HIT
OUTPUT-T
M13
VSS
GND
P23
VDD
1.2V
M14
VSS
GND
P24
VDD
1.2V
M15
VSS
GND
P25
SADR[21]
OUTPUT-T
M16
VSS
GND
P26
SADR[20]
OUTPUT-T
P3
VDD
1.2V
U24
OE_L
OUTPUT-T
P4
VDD
1.2V
U25
PHS_L
INPUT
R1
VDDQ_ASIC
1.5V/1.8V/2.5V
U26
CLK1X/CLK2X
INPUT
R11
VSS
GND
U3
FULI[1]
INPUT
R12
VSS
GND
U4
VSS
GND
R13
VSS
GND
V1
FULI[2]
INPUT
R14
VSS
GND
V2
FULI[3]
INPUT
R15
VSS
GND
V23
VSS
GND
R16
VSS
GND
V24
CE_L
OUTPUT-T
Document #: 38-02069 Rev. *F
Page 149 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
Table 11-1. Pin Assignment (continued)
Package Ball
Number
Signal Name
Signal Type
Package Ball
Number
Signal Name
Signal Type
R2
BHO[1]
OUTPUT-T
V25
VDDQ_SRAM
1.5V/1.8V/2.5V
R23
VDD
1.2V
V26
WE_L
OUTPUT-T
R24
VDD
1.2V
V3
FULI[4]
INPUT
R25
SADR[22]
OUTPUT-T
V4
VSS
GND
R26
VDDQ_SRAM
1.5V/1.8V/2.5V
W1
VDDQ_ASIC
1.5V/1.8V/2.5V
R3
VDD
1.2V
W2
FULI[5]
INPUT
R4
VDD
1.2V
W23
VSS
GND
OUTPUT-T
INPUT
T1
BHO[2]
OUTPUT-T
W24
SADR[24][32]
T11
VSS
GND
W25
CMDV
T12
VSS
GND
W26
ALE_L
OUTPUT-T
T13
VSS
GND
W3
NC
NO CONNECT
T14
VSS
GND
W4
VSS
GND
T15
VSS
GND
Y1
FULI[6]
INPUT
T16
VSS
GND
Y2
FULO[0]
OUTPUT-T
T2
VSS
GND
Y23
VSS
GND
T23
VDD
1.2V
Y24
VDD
1.2V
T24
VDD_PLL
1.2V
Y25
CMD[1]
INPUT
T25
CLK_MODE
INPUT
Y26
CMD[0]
INPUT
T26
SADR[23]
OUTPUT-T
Y3
VDD
1.2V
T3
VDD
1.2V
Y4
VSS
GND
T4
VDD
1.2V
U1
FULI[0]
INPUT
U2
VDDQ_ASIC
1.5V/1.8V/2.5V
U23
VSS_PLL
GND
Notes:
31. No-Connect in CYNSE10256 and CYNSE10128.
32. No-Connect in CYNSE10256.
Document #: 38-02069 Rev. *F
Page 150 of 153
[+] Feedback
CYNSE10512
CYNSE10256
CYNSE10128
CONFIDENTIAL
PRELIMINARY
12.0
Package Diagrams
388-Ball HFC-BGA FG388A
Ø0.15 M C
Ø0.30 M C A B
Ø0.75±0.05(388X)
A1 CORNER
A1 CORNER
2
1
4
3
6
5
8
7
10
9
12
11
14
13
16
15
18
17
20
19
22
21
24
23
26
26
24
25
25
22
23
20
21
18
19
16
17
14
15
12
13
10
11
8
6
9
7
4
5
2
3
1
A
A
C
C
E
E
B
B
D
1.27
D
F
G
F
G
H
H
J
J
L
L
K
M
N
P
R
T
M
31.75
35.00±0.10
K
N
P
R
T
U
U
W
W
V
15.875
V
Y
AA
Y
AA
AB
AC
AD
AE
AF
AB
AC
AD
AE
2.44±0.18
AF
A
1.27
// 0.25 C
15.875
3.32 MAX
31.75
B
35.00±0.10
0.20 C
C
0.60±0.05
1.10
SEATING PLANE
0.15(4X)
51-85169-*B
REFERENCE JEDEC MS-034
13.0
Ordering Information
Table 13-1 provides ordering information.
Table 13-1. Ordering Information
Part Number
Description
I/O Voltage
Max. Freq.
Temp. Range
CYNSE10512–83FGC/I
83-MSPS 512K x 36-bit Entries NSE
1.5V/1.8V/2.5V
83 MHz
Comm/Ind
CYNSE10512–100FGC
100-MSPS 512K x 36-bit Entries NSE
1.5V/1.8V/2.5V
100 MHz
Comm
CYNSE10512–133FGC
133-MSPS 512K x 36-bit Entries NSE
1.5V/1.8V/2.5V
133 MHz
Comm
CYNSE10256–83FGC/I
83-MSPS 256K x 36-bit Entries NSE
1.5V/1.8V/2.5V
83 MHz
Comm/Ind
CYNSE10256–100FGC
100-MSPS 256K x 36-bit Entries NSE
1.5V/1.8V/2.5V
100 MHz
Comm
CYNSE10256–133FGC
133-MSPS 256K x 36-bit Entries NSE
1.5V/1.8V/2.5V
133 MHz
Comm
CYNSE10128–083FGC/I
83-MSPS 128K x 36-bit Entries NSE
1.5V/1.8V/2.5V
83 MHz
Comm/Ind
CYNSE10128–100FGC
100-MSPS 128K x 36-bit Entries NSE
1.5V/1.8V/2.5V
100 MHz
Comm
CYNSE10128–133FGC
133-MSPS 128K x 36-bit Entries NSE
1.5V/1.8V/2.5V
133 MHz
Comm
Ayama, Mini-Key, MultiSearch, and Soft Priority are trademarks of Cypress Semiconductor. All product and company names
mentioned in this document may be the trademarks of their respective holders.
Document #: 38-02069 Rev. *F
Page 151 of 153
© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be
used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its
products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
Document History Page
Document Title: CYNSE10512/CYNSE10256/CYNSE10128 Ayama 10000 Network Search Engine
Document Number: 38-02069
REV.
ECN
NO.
Issue
Date
Orig. of
Change
BGT
Description of Change
**
119954 01/16/03
*A
123910 02/13/03 KHS for
ITL
Added the following information:
32 CLK2X cycles wait after a write to COMMAND register
Enhanced mode Block configuration (in BMR) prior to entries initialization
Blocks initialization prior to accessing the blocks
Clarification on static signals voltage level
External pull-up resistor requirement for PARERR_L signal
*B
126318 05/09/03
KHS
Section 5.1.2.3: PARERR changed to Active-Low PARERR_L
Updated the timing of PARERR_L signal validity
Section 5.3.14: Updated SRR’s PRIORITY field definition for when Search operation
resulted in a miss
Section 5.12: Modified the statement on how to control TRST_L
Section 6.2: Fixed Learn Command B-cycle Bit[7] on Enhanced Mode for x288/x576 from
‘X’ to ‘0’
Figure 6.3: Updated PARERR_L signal valid per Section 5.1.2.3 update
Figure 6-6 and 6-8: SSV to reflect idle cycles on 288-bit searches
Section 6.6: Note on mismatched entry width Learn operation
Figure 6-57, 6-58 and 6-59: Added ALE_L signal
Section 11 and Section 12: Added package orientations
Figure 11-1 and Table 11-1: Pin AA24 changed from VDDQ_SRAM to VDD
*C
129255 10/08/03
KHS
Table 4-1: Added CFG_L signal and description (signal is bonded out to B24)
Table 4-1: Corrected the DQ direction to I/O
Section 4.0, Note 4: Updated PARERR_L pull-up resistance recommendation
Table 4-1: Corrected PAR[1:0] direction to I/O
Table 4-1: Updated HIGH_SPEED1 and HIGH_SPEED2 description
Table 4-1: Corrected polarity mode of FULI[6:0] and FULO[1:0]
Section 5.1.2.3: Updated description of Parity feature
Figure 5-4; Figure 5-5: Added timing diagrams of DQ and Core Parity error
Section 5.1.2.4: Corrected description of CLK2x
Section 5.4.1: Clarify CMPR registers width
Section 5.4.2: Clarify GMR registers width
Table 5-5: Renamed register name from Status to Successful and updated INDEX field
Figure 5-11, Table 5-6: Removed READ bit. It is now RESERVED.
Table 5-8 and 5-9: Replaced ADR with INDEX
Table 5-12: Updated Hardware register fields
Table 5-13: Update ADR description
Table 5-17: Corrected Minikey3 range
Table 5-20: Clarify F3 field description
Table 5-26: Corrected INDIRECT description
Section 5.10.1: Corrected typo on 64K x 288
Section 6.2.1-3: Replaced SADR with EADR, added note
Section 6.3.2: Added to description of Burst Read
Table 6-3: Corrected typos
Section 6.4.2: Added to description of Burst Write
Section 6.4.3: Added to description of Parallel Write
Figure 6-15: Rewording on one of the notes
Section 6-6: Added explanation of blind Learn and Learn suppression.
Figure 6-56/57: Added timing diagrams for x72 and x288 Learn
Section 6.8: Added section on Timing Sequences for Back-to-Back Operations
Section 6.9: Added section on FULL signal: description and timing diagram
Section 9.0: Added Maximum Ratings data and rearranged the parameters
Table 10-1: Updated the descriptions of the timing parameters and notes
Figure 10-1: Added PHS_L and clarify boundaries of parameters
Figure 10-2: Clarify boundaries of parameters
Table 11-1: Added CFG_L to Pin List and removed DQ[72]
*D
205841
XBM
Minor Change: Upload MPN to external website
Document #: 38-02069 Rev. *F
New Data Sheet
Page 152 of 153
[+] Feedback
CONFIDENTIAL
PRELIMINARY
CYNSE10512
CYNSE10256
CYNSE10128
Document Title: CYNSE10512/CYNSE10256/CYNSE10128 Ayama 10000 Network Search Engine
Document Number: 38-02069
REV.
ECN
NO.
Issue
Date
Orig. of
Change
*E
212292
See
ECN
KHS
p10: 576-bit configuration is supported in Enhanced Mode only
p15-p17, Table 4-1: General signal description clarification
p27, Figure 5-9: Added addresses value of the GMR Registers
p28, Table5-4: GVAL is valid only in Enhanced Mode
p29, Table 5-5: Clarified operations that are affected by HLAT
p33, Table 5-11: Corrected locations of the IO Interfaces control bits and drive strengths
p41, Section 5.6: Clarified phase cycles of CLK2X
p42, Figure 5-27, 5-28, 5-29: Added cycle A and cycle B references to diagrams
p43, Table 5-24: Clarified operating speed clock references
p48, Section 5.11: Clarified description of indirect read
p50, Section 6.1: Clarified cycle A, cycle B descriptions relative to command encoding
p53, Figure 6-2: Changed EOT low cycle time
p95, Section 6.5.8: Removed redundant note on Multisearch
p113-114, Section 6.6: Clarified Learn description
p115, Figure 6-57: Corrected timing diagram to add a cycle between commands
p116, Figure 6-58: Added 576-bit Learn DQ timing diagram
p117, Figure 6-59: Added 576-bit Learn CMPR timing diagram
p121-p133, Various: Corrected SRAM operation timing diagram
p133, Section 6-8: Added examples of back-to-back operations
p133, Note 16: Clarified note description
p133, Note 19: New note on Learn operation
p136, Section 9.0: Modified storage temperature range and Latch-Up Current rating
p136-p137, Table 9-1 part 1: Expanded Standby and Operating current parameters
p137, Table 9-1 part 2: Added Load Capacitance for CMD bus
p137, Table 9-2: Added Commercial and Industrial ambient temperature ranges
p138, Table 10-1: Updated the following parameters: fCLOCK, tIHCH, tICHCH, tCKHDV,
tCKHSV, tCKHDZ, tCKHSHZ, tISCH
p139, Figure 10-1: Added FULL, PAR, MULTI_HIT
p140, Table 10-2: Updated the following parameters: fCLOCK, tIHCH, tICHCH, tCKHDV,
tCKHSV, tCKHDZ, tCKHSHZ, tISCH
p141, Figure 10-2: Added FULL, PAR, MULTI_HIT
p142, Figure 10-4, 10-5, 10-6: Updated diagrams to best represent actual test condition
p143, Figure 10-8, 10-9, 10-10: Updated diagrams to best represent actual test condition
p149, Table 11-1: Added notes to identify pins that are not valid for smaller densities
Other:
Removed all references to cascade performance.
*F
239580
See
ECN
DCU
p134, Figure 6-77: Added diagram for Non-Enhanced mode FULL, corrected TLSZ error
p140, Figure 10-1: Added signal group for MultiSearch operation timing, clarified cycle
relationship
p138, Table 10-1: Expanded CLK2X AC timing parameters table for cascade signals,
added minimum pulse width for RST_L
p139, Table 10-2: Expanded CLK1X AC timing parameters table for cascade signals,
added minimum pulse width for RST_L
p142, Figure 10-2: Added signal group for MultiSearch operation timing, clarified cycle
relationship, removed reference to internal clock
p49, Figure 5-35: Clarified power-up sequence figure and description
p15, Table 4-1: Clarified cycle timing for device activation after RST_L
p141, Table 10-3: Added JTAG AC Timing Table
p137, Table 9-1: Removed table cells and replaced with a note
p55, Section 6.4.3: Clarified Parallel write description
Document #: 38-02069 Rev. *F
Description of Change
Page 153 of 153
[+] Feedback