SILABS C8051F020 25 mips, 64 kb flash, 12-bit adc, 100-pin mixed-signal mcu Datasheet

C8051F020
25 MIPS, 64 kB Flash, 12-Bit ADC, 100-Pin Mixed-Signal MCU
Analog Peripherals
High-Speed 8051 µC Core
12-Bit ADC
-
-
±1 LSB INL; no missing codes
Programmable throughput up to 100 ksps
8 external inputs; programmable as single-ended or differential
Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5
Data-dependent windowed interrupt generator
Built-in temperature sensor (±3 °C)
-
Memory
-
8-Bit ADC
-
-
±1 LSB INL; no missing codes
Programmable throughput up to 500 ksps
8 external inputs
Programmable amplifier gain: 4, 2, 1, 0.5
-
Can synchronize outputs to timers for jitter-free waveform generation
Two Comparators
Internal Voltage Reference
VDD Monitor/Brown-out Detector
-
-
On-Chip JTAG Debug & Boundary Scan
-
4352 bytes data RAM
64 kB Flash; in-system programmable in 512-byte sectors (512 bytes
are reserved)
External parallel data memory interface
Digital Peripherals
Two 12-Bit DACs
-
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
Up to 25 MIPS throughput with 25 MHz system clock
22 vectored interrupt sources
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
Provides breakpoints, single stepping, watchpoints, stack monitor
Inspect/modify memory and registers
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
IEEE1149.1 compliant boundary scan
64 port I/O; all are 5 V tolerant
Hardware SMBus™ (I2C™ compatible), SPI™, and two UART serial
ports available concurrently
Programmable 16-bit counter/timer array with 5 capture/compare modules
5 general-purpose 16-bit counter/timers
Dedicated watchdog timer; bidirectional reset
Real-time clock mode using Timer 3 or PCA
Clock Sources
-
Internal programmable oscillator: 2–16 MHz
External oscillator: Crystal, RC, C, or Clock
Can switch between clock sources on-the-fly
Supply Voltage: 2.7 to 3.6 V
-
Typical operating current: 10 mA at 25 MHz
Multiple power saving sleep and shutdown modes
100-Pin TQFP
Temperature Range: –40 to +85 °C
VDD
VDD
VDD
DGND
DGND
DGND
Digital Power
AV+
AV+
AGND
AGND
Analog Power
TCK
TMS
TDI
TDO
JTAG
Logic
8
0
5
1
Boundary Scan
Debug HW
Reset
RST
MONEN
VDD
Monitor
XTAL1
XTAL2
External
Oscillator
Circuit
C
o
r
e
WDT
System
Clock
Internal
Oscillator
UART0
UART1
C
R
O
S
S
B
A
R
SMBus
SPI Bus
PCA
SFR Bus
64 kB
FLASH
256 Byte
RAM
Timers 0,
1, 2, 4
Timer 3/
RTC
P0, P1,
P2, P3
Latches
DAC1
DAC1
(12-Bit)
DAC0
DAC0
(12-Bit)
4 kB
RAM
CP0+
CP0CP1+
CP1-
A
M
U
X
Prog
Gain
TEMP
SENSOR
P1
Drv
P1.0/AIN1.0
P2
Drv
P2.0
P3
Drv
P3.0
P0.7
P1.7/AIN1.7
P2.7
P3.7
VREF1
ADC
500 ksps
(8-Bit)
Prog
Gain
A
M
U
X
8:1
External Data Memory Bus
P4.0
Bus Control
C
T
L
VREF0
AIN0.0
AIN0.1
AIN0.2
AIN0.3
AIN0.4
AIN0.5
AIN0.6
AIN0.7
P0.0
Crossbar
Config.
VREF
VREF
VREFD
P0
Drv
ADC
100 ksps
(12-Bit)
Address Bus
Data Bus
CP0
A
d
d
r
D
a
t
a
P4 Latch
P4
DRV
P4.4
P4.5/ALE
P4.6/RD
P4.7/WR
P5 Latch
P5
DRV
P5.0/A0
P6 Latch
P6
DRV
P6.0/A8
P7
DRV
P7.0/D0
P7 Latch
P5.7/A7
P6.7/A15
P7.7/D7
CP1
Precision Mixed Signal
Copyright © 2004 by Silicon Laboratories
6.15.2004
C8051F020
25 MIPS, 64 kB Flash, 12-Bit ADC, 100-Pin Mixed-Signal MCU
Selected Electrical Specifications
(TA = –40 to +85 C°, VDD = 2.7 V unless otherwise specified)
PARAMETER
CONDITIONS
GLOBAL CHARACTERISTICS
Digital Supply Voltage
Digital Supply Current
Clock = 25 MHz
with CPU active
Clock = 1 MHz
(VDD = 2.7 V)
Clock = 32 kHz; VDD Monitor Disabled
Digital Supply Current
Oscillator not running; VDD Monitor
(shutdown)
Enabled
Oscillator not running; VDD Monitor
Disabled
CPU & DIGITAL I/O PORTS
Clock Frequency Range
Port Output High Voltage
IOH = –3 mA, Port I/O push-pull
Port Output Low Voltage
IOL = 8.5 mA
Input High Voltage
Input Low Voltage
A/D CONVERTER
Resolution
Integral Nonlinearity
Differential Nonlinearity
Guaranteed Monotonic
Signal-to-Noise Plus
Distortion
Throughput Rate
Input Voltage Range
D/A CONVERTERS
Resolution
Differential Nonlinearity
Guaranteed Monotonic
Output Settling Time
COMPARATORS
Supply Current
(each Comparator, VDD = 2.7 V)
Response Time
| (CP+) – (CP-) | = 100 mV
Input Voltage Range
Input Bias Current
Input Offset Voltage
MIN
TYP
MAX
UNITS
3.6
10
0.4
20
10
V
mA
mA
µA
µA
0.1
µA
2.7
DC
VDD – 0.7
25
0.6
0.7 x VDD
0.3 x VDD
12
±1
±1
bits
LSB
LSB
dB
100
VREF
ksps
V
±1
bits
LSB
µs
66
0
12
10
1.3
4
–0.25
–5
–10
0.001
MHz
V
V
V
V
VDD + 0.25
+5
+10
µA
µs
V
nA
mV
C8051F020DK Development Kit
Package Information
D
MIN NOM MAX
(mm) (mm) (mm)
D1
A
-
A1 0.05
-
1.20
-
0.15
A2 0.95 1.00 1.05
b
E1
E
0.17 0.22 0.27
D
-
16.00
-
D1
-
14.00
-
e
-
0.50
-
E
-
16.00
-
E1
-
14.00
-
100
PIN 1
DESIGNATOR
A2
1
e
A
b
Precision Mixed Signal
A1
Copyright © 2004 by Silicon Laboratories
6.15.2004
Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders
Similar pages